Home
last modified time | relevance | path

Searched refs:lpc (Results 1 – 22 of 22) sorted by relevance

/qemu/hw/isa/
H A Dlpc_ich9.c74 static void ich9_cc_update(ICH9LPCState *lpc) in ich9_cc_update() argument
95 ich9_cc_update_ir(lpc->irr[slot], in ich9_cc_update()
96 pci_get_word(lpc->chip_config + *offset)); in ich9_cc_update()
106 lpc->irr[30][pci_intx] = pci_intx + 4; in ich9_cc_update()
110 static void ich9_cc_init(ICH9LPCState *lpc) in ich9_cc_init() argument
126 lpc->irr[slot][intx] = (slot + intx) % 4 + 4; in ich9_cc_init()
129 ich9_cc_update(lpc); in ich9_cc_init()
132 static void ich9_cc_reset(ICH9LPCState *lpc) in ich9_cc_reset() argument
134 uint8_t *c = lpc->chip_config; in ich9_cc_reset()
136 memset(lpc->chip_config, 0, sizeof(lpc->chip_config)); in ich9_cc_reset()
[all …]
/qemu/hw/ppc/
H A Dpnv_lpc.c239 bool pnv_lpc_opb_read(PnvLpcController *lpc, uint32_t addr, in pnv_lpc_opb_read() argument
243 return !address_space_read(&lpc->opb_as, addr, MEMTXATTRS_UNSPECIFIED, in pnv_lpc_opb_read()
247 bool pnv_lpc_opb_write(PnvLpcController *lpc, uint32_t addr, in pnv_lpc_opb_write() argument
251 return !address_space_write(&lpc->opb_as, addr, MEMTXATTRS_UNSPECIFIED, in pnv_lpc_opb_write()
265 static void pnv_lpc_do_eccb(PnvLpcController *lpc, uint64_t cmd) in pnv_lpc_do_eccb() argument
280 success = pnv_lpc_opb_read(lpc, opb_addr, data, sz); in pnv_lpc_do_eccb()
282 lpc->eccb_stat_reg = ECCB_STAT_OP_DONE | in pnv_lpc_do_eccb()
288 lpc->eccb_stat_reg = ECCB_STAT_OP_DONE | in pnv_lpc_do_eccb()
292 data[0] = lpc->eccb_data_reg >> 24; in pnv_lpc_do_eccb()
293 data[1] = lpc->eccb_data_reg >> 16; in pnv_lpc_do_eccb()
[all …]
H A Dpnv_adu.c125 pnv_lpc_opb_read(adu->lpc, lpc_addr, (void *)&data, lpc_size); in pnv_adu_xscom_write()
151 pnv_lpc_opb_write(adu->lpc, lpc_addr, (void *)&data, lpc_size); in pnv_adu_xscom_write()
180 assert(adu->lpc); in pnv_adu_realize()
189 DEFINE_PROP_LINK("lpc", PnvADU, lpc, TYPE_PNV_LPC, PnvLpcController *),
H A Dpnv.c770 qdev_connect_gpio_out_named(DEVICE(&chip8->lpc), "LPCHC", 0, irq); in pnv_chip_power8_isa_create()
772 return pnv_lpc_isa_create(&chip8->lpc, true, errp); in pnv_chip_power8_isa_create()
780 qdev_connect_gpio_out_named(DEVICE(&chip8->lpc), "LPCHC", 0, irq); in pnv_chip_power8nvl_isa_create()
782 return pnv_lpc_isa_create(&chip8->lpc, false, errp); in pnv_chip_power8nvl_isa_create()
791 qdev_connect_gpio_out_named(DEVICE(&chip9->lpc), "LPCHC", 0, irq); in pnv_chip_power9_isa_create()
794 qdev_connect_gpio_out_named(DEVICE(&chip9->lpc), "SERIRQ", 0, irq); in pnv_chip_power9_isa_create()
796 qdev_connect_gpio_out_named(DEVICE(&chip9->lpc), "SERIRQ", 1, irq); in pnv_chip_power9_isa_create()
798 qdev_connect_gpio_out_named(DEVICE(&chip9->lpc), "SERIRQ", 2, irq); in pnv_chip_power9_isa_create()
800 qdev_connect_gpio_out_named(DEVICE(&chip9->lpc), "SERIRQ", 3, irq); in pnv_chip_power9_isa_create()
802 return pnv_lpc_isa_create(&chip9->lpc, false, errp); in pnv_chip_power9_isa_create()
[all …]
/qemu/hw/acpi/
H A Dich9.c459 ICH9LPCState *lpc = ICH9_LPC_DEVICE(hotplug_dev); in ich9_pm_device_pre_plug_cb() local
467 uint64_t negotiated = lpc->smi_negotiated_features; in ich9_pm_device_pre_plug_cb()
481 ICH9LPCState *lpc = ICH9_LPC_DEVICE(hotplug_dev); in ich9_pm_device_plug_cb() local
487 acpi_memory_plug_cb(hotplug_dev, &lpc->pm.acpi_memory_hotplug, in ich9_pm_device_plug_cb()
491 if (lpc->pm.cpu_hotplug_legacy) { in ich9_pm_device_plug_cb()
492 legacy_acpi_cpu_plug_cb(hotplug_dev, &lpc->pm.gpe_cpu, dev, errp); in ich9_pm_device_plug_cb()
494 acpi_cpu_plug_cb(hotplug_dev, &lpc->pm.cpuhp_state, dev, errp); in ich9_pm_device_plug_cb()
497 acpi_pcihp_device_plug_cb(hotplug_dev, &lpc->pm.acpi_pci_hotplug, in ich9_pm_device_plug_cb()
508 ICH9LPCState *lpc = ICH9_LPC_DEVICE(hotplug_dev); in ich9_pm_device_unplug_request_cb() local
512 &lpc->pm.acpi_memory_hotplug, dev, in ich9_pm_device_unplug_request_cb()
[all …]
H A Dich9_timer.c22 ICH9LPCState *lpc; in ich9_pm_update_swsmi_timer() local
25 lpc = container_of(pm, ICH9LPCState, pm); in ich9_pm_update_swsmi_timer()
27 (pci_get_word(lpc->d.config + ICH9_LPC_GEN_PMCON_3) & 0xc0) >> 6; in ich9_pm_update_swsmi_timer()
63 ICH9LPCState *lpc; in ich9_pm_update_periodic_timer() local
66 lpc = container_of(pm, ICH9LPCState, pm); in ich9_pm_update_periodic_timer()
67 per_smi_sel = pci_get_word(lpc->d.config + ICH9_LPC_GEN_PMCON_1) & 3; in ich9_pm_update_periodic_timer()
H A Dich9_tco.c53 ICH9LPCState *lpc = container_of(pm, ICH9LPCState, pm); in tco_timer_expired() local
54 uint32_t gcs = pci_get_long(lpc->chip_config + ICH9_CC_GCS); in tco_timer_expired()
57 lpc->pin_strap.spkr_hi, in tco_timer_expired()
66 if (!lpc->pin_strap.spkr_hi && !(gcs & ICH9_CC_GCS_NO_REBOOT)) { in tco_timer_expired()
/qemu/hw/intc/
H A Dloongarch_pch_pic.c256 LoongarchPICClass *lpc = LOONGARCH_PIC_GET_CLASS(obj); in loongarch_pic_reset_hold() local
258 if (lpc->parent_phases.hold) { in loongarch_pic_reset_hold()
259 lpc->parent_phases.hold(obj, type); in loongarch_pic_reset_hold()
266 LoongarchPICClass *lpc = LOONGARCH_PIC_GET_CLASS(dev); in loongarch_pic_realize() local
270 lpc->parent_realize(dev, &local_err); in loongarch_pic_realize()
287 LoongarchPICClass *lpc = LOONGARCH_PIC_CLASS(klass); in loongarch_pic_class_init() local
291 NULL, &lpc->parent_phases); in loongarch_pic_class_init()
293 &lpc->parent_realize); in loongarch_pic_class_init()
/qemu/hw/arm/
H A Daspeed_ast2400.c238 object_initialize_child(obj, "lpc", &s->lpc, TYPE_ASPEED_LPC); in aspeed_ast2400_soc_init()
463 if (!sysbus_realize(SYS_BUS_DEVICE(&s->lpc), errp)) { in aspeed_ast2400_soc_realize()
466 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->lpc), 0, sc->memmap[ASPEED_DEV_LPC]); in aspeed_ast2400_soc_realize()
469 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 0, in aspeed_ast2400_soc_realize()
481 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_1, in aspeed_ast2400_soc_realize()
482 qdev_get_gpio_in(DEVICE(&s->lpc), aspeed_lpc_kcs_1)); in aspeed_ast2400_soc_realize()
484 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_2, in aspeed_ast2400_soc_realize()
485 qdev_get_gpio_in(DEVICE(&s->lpc), aspeed_lpc_kcs_2)); in aspeed_ast2400_soc_realize()
487 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_3, in aspeed_ast2400_soc_realize()
488 qdev_get_gpio_in(DEVICE(&s->lpc), aspeed_lpc_kcs_3)); in aspeed_ast2400_soc_realize()
[all …]
H A Daspeed_ast10x0.c153 object_initialize_child(obj, "lpc", &s->lpc, TYPE_ASPEED_LPC); in aspeed_soc_ast1030_init()
283 if (!sysbus_realize(SYS_BUS_DEVICE(&s->lpc), errp)) { in aspeed_soc_ast1030_realize()
286 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->lpc), 0, sc->memmap[ASPEED_DEV_LPC]); in aspeed_soc_ast1030_realize()
289 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 0, in aspeed_soc_ast1030_realize()
295 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_1, in aspeed_soc_ast1030_realize()
299 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_2, in aspeed_soc_ast1030_realize()
303 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_3, in aspeed_soc_ast1030_realize()
307 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_4, in aspeed_soc_ast1030_realize()
H A Daspeed_ast2600.c257 object_initialize_child(obj, "lpc", &s->lpc, TYPE_ASPEED_LPC); in aspeed_soc_ast2600_init()
575 if (!sysbus_realize(SYS_BUS_DEVICE(&s->lpc), errp)) { in aspeed_soc_ast2600_realize()
578 aspeed_mmio_map(s, SYS_BUS_DEVICE(&s->lpc), 0, sc->memmap[ASPEED_DEV_LPC]); in aspeed_soc_ast2600_realize()
581 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 0, in aspeed_soc_ast2600_realize()
592 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_1, in aspeed_soc_ast2600_realize()
596 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_2, in aspeed_soc_ast2600_realize()
600 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_3, in aspeed_soc_ast2600_realize()
604 sysbus_connect_irq(SYS_BUS_DEVICE(&s->lpc), 1 + aspeed_lpc_kcs_4, in aspeed_soc_ast2600_realize()
/qemu/include/hw/ppc/
H A Dpnv_lpc.h112 bool pnv_lpc_opb_read(PnvLpcController *lpc, uint32_t addr,
114 bool pnv_lpc_opb_write(PnvLpcController *lpc, uint32_t addr,
117 ISABus *pnv_lpc_isa_create(PnvLpcController *lpc, bool use_cpld, Error **errp);
H A Dpnv_chip.h59 PnvLpcController lpc; member
87 PnvLpcController lpc; member
121 PnvLpcController lpc; member
H A Dpnv_adu.h24 PnvLpcController *lpc; member
/qemu/contrib/plugins/
H A Dcflow.c238 uint64_t lpc = qemu_plugin_u64_get(last_pc, cpu_index); in vcpu_tb_branched_exec() local
244 if (!lpc) { in vcpu_tb_branched_exec()
248 NodeData *node = fetch_node(lpc, true); in vcpu_tb_branched_exec()
250 bool early_exit = (lpc != ebpc); in vcpu_tb_branched_exec()
261 __func__, pc, ebpc, npc, lpc); in vcpu_tb_branched_exec()
/qemu/hw/i386/
H A Dpc_q35.c134 PCIDevice *lpc; in pc_q35_init() local
234 lpc = pci_new_multifunction(PCI_DEVFN(ICH9_LPC_DEV, ICH9_LPC_FUNC), in pc_q35_init()
236 lpc_dev = DEVICE(lpc); in pc_q35_init()
242 pci_realize_and_unref(lpc, pcms->pcibus, &error_fatal); in pc_q35_init()
244 x86ms->rtc = ISA_DEVICE(object_resolve_path_component(OBJECT(lpc), "rtc")); in pc_q35_init()
252 OBJECT(lpc), &error_abort); in pc_q35_init()
254 acpi_pcihp = object_property_get_bool(OBJECT(lpc), in pc_q35_init()
258 keep_pci_slot_hpc = object_property_get_bool(OBJECT(lpc), in pc_q35_init()
H A Dacpi-build.c198 Object *lpc = object_resolve_type_unambiguous(TYPE_ICH9_LPC_DEVICE, NULL); in acpi_get_pm_info() local
199 Object *obj = piix ? piix : lpc; in acpi_get_pm_info()
214 if (lpc) { in acpi_get_pm_info()
215 uint64_t smi_features = object_property_get_uint(lpc, in acpi_get_pm_info()
/qemu/hw/vfio/
H A Digd.c351 struct vfio_region_info *lpc = NULL; in vfio_pci_igd_setup_lpc_bridge() local
383 VFIO_REGION_SUBTYPE_INTEL_IGD_LPC_CFG, &lpc); in vfio_pci_igd_setup_lpc_bridge()
398 ret = vfio_pci_igd_lpc_init(vdev, lpc); in vfio_pci_igd_setup_lpc_bridge()
/qemu/docs/
H A Digd-assign.txt33 For #2, "x-igd-lpc=on" option copies the IDs of host LPC bridge and host bridge
57 x-igd-opregion=on,x-igd-lpc=on,x-vga=on
108 * x-igd-lpc=[on|*off*]
127 …-device vfio-pci,host=00:02.0,id=hostdev0,addr=2.0,x-igd-legacy-mode=off,x-igd-lpc=on,romfile=efi_…
/qemu/include/hw/arm/
H A Daspeed_soc.h89 AspeedLPCState lpc; member
/qemu/ui/
H A Dvnc-enc-tight.c821 int lpc = 0; in tight_send_compact_size() local
834 for (lpc = 0; lpc < bytes; lpc++) { in tight_send_compact_size()
835 vnc_write_u8(vs, buf[lpc]); in tight_send_compact_size()
/qemu/tests/qtest/
H A Dmeson.build77 (config_all_devices.has_key('CONFIG_LPC_ICH9') ? ['lpc-ich9-test'] : []) + \