Home
last modified time | relevance | path

Searched +full:cs +full:- +full:x (Results 1 – 25 of 744) sorted by relevance

12345678910>>...30

/linux-5.10/drivers/memory/
Dti-aemif.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2010 - 2013 Texas Instruments Incorporated. http://www.ti.com/
8 * Murali Karicheri <m-karicheri2@ti.com>
20 #include <linux/platform_data/ti-aemif.h>
32 #define TA(x) ((x) << TA_SHIFT) argument
33 #define RHOLD(x) ((x) << RHOLD_SHIFT) argument
34 #define RSTROBE(x) ((x) << RSTROBE_SHIFT) argument
35 #define RSETUP(x) ((x) << RSETUP_SHIFT) argument
36 #define WHOLD(x) ((x) << WHOLD_SHIFT) argument
37 #define WSTROBE(x) ((x) << WSTROBE_SHIFT) argument
[all …]
Dstm32-fmc2-ebi.c1 // SPDX-License-Identifier: GPL-2.0
18 #define FMC2_BCR(x) ((x) * 0x8 + FMC2_BCR1) argument
19 #define FMC2_BTR(x) ((x) * 0x8 + FMC2_BTR1) argument
22 #define FMC2_BWTR(x) ((x) * 0x8 + FMC2_BWTR1) argument
57 #define FMC2_PCSCNTR_CNTBEN(x) BIT((x) + 16) argument
146 * struct stm32_fmc2_prop - STM32 FMC2 EBI property
170 const struct stm32_fmc2_prop *prop, int cs);
171 u32 (*calculate)(struct stm32_fmc2_ebi *ebi, int cs, u32 setup);
174 int cs, u32 setup);
179 int cs) in stm32_fmc2_ebi_check_mux() argument
[all …]
Dpl172.c1 // SPDX-License-Identifier: GPL-2.0
9 * TI AEMIF driver, Copyright (C) 2010 - 2013 Texas Instruments Inc.
65 cycles = DIV_ROUND_UP(val * pl172->rate, NSEC_PER_MSEC) - start; in pl172_timing_prop()
69 dev_err(&adev->dev, "%s timing too tight\n", name); in pl172_timing_prop()
70 return -EINVAL; in pl172_timing_prop()
73 writel(cycles, pl172->base + reg_offset); in pl172_timing_prop()
76 dev_dbg(&adev->dev, "%s: %u cycle(s)\n", name, start + in pl172_timing_prop()
77 readl(pl172->base + reg_offset)); in pl172_timing_prop()
83 struct device_node *np, u32 cs) in pl172_setup_static() argument
90 if (!of_property_read_u32(np, "mpmc,memory-width", &cfg)) { in pl172_setup_static()
[all …]
/linux-5.10/drivers/net/slip/
Dslhc.c21 * - Initial distribution.
28 * - 01-31-90 initial adaptation (from 1.19)
29 * PPP.05 02-15-90 [ks]
30 * PPP.08 05-02-90 [ks] use PPP protocol field to signal compression
31 * PPP.15 09-90 [ks] improve mbuf handling
32 * PPP.16 11-02 [karn] substantially rewritten to use NOS facilities
34 * - Feb 1991 Bill_Simpson@um.cc.umich.edu
39 * - Jul 1994 Dmitry Gorodchanin
41 * - Oct 1994 Dmitry Gorodchanin
43 * - Jan 1995 Bjorn Ekwall
[all …]
/linux-5.10/drivers/gpu/drm/i915/gt/
Dselftest_workarounds.c2 * SPDX-License-Identifier: MIT
41 err = -EIO; in request_add_sync()
54 err = -ETIMEDOUT; in request_add_spin()
68 wa_init_start(&lists->gt_wa_list, "GT_REF", "global"); in reference_lists_init()
69 gt_init_workarounds(gt->i915, &lists->gt_wa_list); in reference_lists_init()
70 wa_init_finish(&lists->gt_wa_list); in reference_lists_init()
73 struct i915_wa_list *wal = &lists->engine[id].wa_list; in reference_lists_init()
75 wa_init_start(wal, "REF", engine->name); in reference_lists_init()
80 &lists->engine[id].ctx_wa_list, in reference_lists_init()
92 intel_wa_list_free(&lists->engine[id].wa_list); in reference_lists_fini()
[all …]
Dselftest_lrc.c2 * SPDX-License-Identifier: MIT
24 #define CS_GPR(engine, n) ((engine)->mmio_base + 0x600 + (n) * 4)
34 obj = i915_gem_object_create_internal(gt->i915, PAGE_SIZE); in create_scratch()
40 vma = i915_vma_instance(obj, &gt->ggtt->vm, NULL); in create_scratch()
82 if (!READ_ONCE(engine->execlists.pending[0]) && is_active(rq)) in wait_for_submit()
86 return -ETIME; in wait_for_submit()
102 if (READ_ONCE(engine->execlists.pending[0])) in wait_for_reset()
108 if (READ_ONCE(rq->fence.error)) in wait_for_reset()
114 if (rq->fence.error != -EIO) { in wait_for_reset()
116 engine->name, in wait_for_reset()
[all …]
Dintel_ring_submission.c2 * Copyright © 2008-2010 Intel Corporation
43 * set-context and then emitting the batch.
53 if (engine->class == RENDER_CLASS) { in set_hwstam()
54 if (INTEL_GEN(engine->i915) >= 6) in set_hwstam()
68 if (INTEL_GEN(engine->i915) >= 4) in set_hws_pga()
71 intel_uncore_write(engine->uncore, HWS_PGA, addr); in set_hws_pga()
76 struct drm_i915_gem_object *obj = engine->status_page.vma->obj; in status_page()
79 return sg_page(obj->mm.pages->sgl); in status_page()
96 if (IS_GEN(engine->i915, 7)) { in set_hwsp()
97 switch (engine->id) { in set_hwsp()
[all …]
Dselftest_rps.c1 // SPDX-License-Identifier: MIT
22 #define CPU_LATENCY 0 /* -1 to disable pm_qos, 0 to disable cstates */
33 return -1; in cmp_u64()
45 return -1; in cmp_u32()
64 #define CS_GPR(x) GEN8_RING_CS_GPR(engine->mmio_base, x) in create_spin_counter() argument
68 u32 *base, *cs; in create_spin_counter() local
72 obj = i915_gem_object_create_internal(vm->i915, 64 << 10); in create_spin_counter()
76 end = obj->base.size / sizeof(u32) - 1; in create_spin_counter()
95 cs = base; in create_spin_counter()
97 *cs++ = MI_LOAD_REGISTER_IMM(__NGPR__ * 2); in create_spin_counter()
[all …]
Dselftest_engine_cs.c2 * SPDX-License-Identifier: GPL-2.0
21 return *a - *b; in cmp_u32()
29 atomic_inc(&gt->rps.num_waiters); in perf_begin()
30 schedule_work(&gt->rps.work); in perf_begin()
31 flush_work(&gt->rps.work); in perf_begin()
36 atomic_dec(&gt->rps.num_waiters); in perf_end()
39 return igt_flush_test(gt->i915); in perf_end()
45 u32 *cs; in write_timestamp() local
47 cs = intel_ring_begin(rq, 4); in write_timestamp()
48 if (IS_ERR(cs)) in write_timestamp()
[all …]
Dintel_lrc.c44 * PPGTTs (per-process GTTs) are actually per-context, having the PDPs
45 * contained there mean you don't need to do a ppgtt->switch_mm yourself,
51 * rings, the engine cs shifts to a new "ring buffer" with every context
62 * - One global default context.
63 * - One local default context for each opened fd.
64 * - One local extra context for each context create ioctl call.
66 * Now that ringbuffers belong per-context (and not per-engine, like before)
70 * - One ringbuffer per-engine inside each context.
71 * - One backing object per-engine inside each context.
91 * submitted for execution (as opposed to the legacy, ringbuffer-based, method).
[all …]
/linux-5.10/include/linux/mfd/syscon/
Datmel-smc.h1 /* SPDX-License-Identifier: GPL-2.0 */
8 * Author: Boris Brezillon <boris.brezillon@free-electrons.com>
18 #define ATMEL_SMC_SETUP(cs) (((cs) * 0x10)) argument
19 #define ATMEL_HSMC_SETUP(layout, cs) \ argument
20 ((layout)->timing_regs_offset + ((cs) * 0x14))
21 #define ATMEL_SMC_PULSE(cs) (((cs) * 0x10) + 0x4) argument
22 #define ATMEL_HSMC_PULSE(layout, cs) \ argument
23 ((layout)->timing_regs_offset + ((cs) * 0x14) + 0x4)
24 #define ATMEL_SMC_CYCLE(cs) (((cs) * 0x10) + 0x8) argument
25 #define ATMEL_HSMC_CYCLE(layout, cs) \ argument
[all …]
/linux-5.10/drivers/scsi/
Dmyrs.c1 // SPDX-License-Identifier: GPL-2.0
5 * This driver supports the newer, SCSI-based firmware interface only.
10 * Copyright 1998-2001 by Leonard N. Zubkoff <lnz@dandelion.com>
91 * myrs_reset_cmd - clears critical fields in struct myrs_cmdblk
95 union myrs_cmd_mbox *mbox = &cmd_blk->mbox; in myrs_reset_cmd()
98 cmd_blk->status = 0; in myrs_reset_cmd()
102 * myrs_qcmd - queues Command for DAC960 V2 Series Controllers.
104 static void myrs_qcmd(struct myrs_hba *cs, struct myrs_cmdblk *cmd_blk) in myrs_qcmd() argument
106 void __iomem *base = cs->io_base; in myrs_qcmd()
107 union myrs_cmd_mbox *mbox = &cmd_blk->mbox; in myrs_qcmd()
[all …]
/linux-5.10/drivers/gpu/drm/i915/gvt/
Dmmio_context.c2 * Copyright(c) 2011-2016 Intel Corporation. All rights reserved.
162 struct intel_gvt *gvt = engine->i915->gvt; in load_render_mocs()
163 struct intel_uncore *uncore = engine->uncore; in load_render_mocs()
164 u32 cnt = gvt->engine_mmio_list.mocs_mmio_offset_list_cnt; in load_render_mocs()
165 u32 *regs = gvt->engine_mmio_list.mocs_mmio_offset_list; in load_render_mocs()
174 if (!HAS_ENGINE(engine->gt, ring_id)) in load_render_mocs()
198 u32 *cs; in restore_context_mmio_for_inhibit() local
201 struct intel_gvt *gvt = vgpu->gvt; in restore_context_mmio_for_inhibit()
202 int ring_id = req->engine->id; in restore_context_mmio_for_inhibit()
203 int count = gvt->engine_mmio_list.ctx_mmio_count[ring_id]; in restore_context_mmio_for_inhibit()
[all …]
/linux-5.10/drivers/spi/
Dspi-fsl-espi.c1 // SPDX-License-Identifier: GPL-2.0-or-later
31 #define ESPI_SPMODEx(x) (ESPI_SPMODE0 + (x) * 4) argument
36 #define SPMODE_TXTHR(x) ((x) << 8) argument
37 #define SPMODE_RXTHR(x) ((x) << 0) argument
39 /* eSPI Controller CS mode register definitions */
44 #define CSMODE_PM(x) ((x) << 24) argument
46 #define CSMODE_LEN(x) ((x) << 16) argument
47 #define CSMODE_BEF(x) ((x) << 12) argument
48 #define CSMODE_AFT(x) ((x) << 8) argument
49 #define CSMODE_CG(x) ((x) << 3) argument
[all …]
Dspi-omap2-mcspi.c1 // SPDX-License-Identifier: GPL-2.0-or-later
15 #include <linux/dma-mapping.h>
30 #include <linux/platform_data/spi-omap2-mcspi.h>
47 /* per-channel banks, 0x14 bytes each, first is: */
54 /* per-register bitmasks: */
90 /* We have 2 DMA channels per CS, one for RX and one for TX */
115 struct list_head cs; member
149 writel_relaxed(val, mcspi->base + idx); in mcspi_write_reg()
156 return readl_relaxed(mcspi->base + idx); in mcspi_read_reg()
162 struct omap2_mcspi_cs *cs = spi->controller_state; in mcspi_write_cs_reg() local
[all …]
/linux-5.10/Documentation/scsi/
DNinjaSCSI.rst1 .. SPDX-License-Identifier: GPL-2.0
4 WorkBiT NinjaSCSI-3/32Bi driver for Linux
10 This is Workbit corp.'s(http://www.workbit.co.jp/) NinjaSCSI-3
17 :pcmcia-cs: 3.1.27
18 :gcc: gcc-2.95.4
19 :PC card: I-O data PCSC-F (NinjaSCSI-3),
20 I-O data CBSC-II in 16 bit mode (NinjaSCSI-32Bi)
21 :SCSI device: I-O data CDPS-PX24 (CD-ROM drive),
22 Media Intelligent MMO-640GT (Optical disk drive)
27 (a) Check your PC card is true "NinjaSCSI-3" card.
[all …]
/linux-5.10/drivers/gpu/drm/i915/gem/selftests/
Di915_gem_client_blt.c1 // SPDX-License-Identifier: MIT
21 struct intel_context *ce = engine->kernel_context; in __igt_client_fill()
33 u32 sz = min_t(u64, ce->vm->total >> 4, prandom_u32_state(&prng)); in __igt_client_fill()
41 pr_debug("%s with phys_sz= %x, sz=%x, val=%x\n", __func__, in __igt_client_fill()
44 obj = huge_gem_object(engine->i915, phys_sz, sz); in __igt_client_fill()
61 * themselves may not yet be coherent with the GPU(swap-in). If in __igt_client_fill()
69 if (!(obj->cache_coherent & I915_BO_CACHE_COHERENT_FOR_WRITE)) in __igt_client_fill()
70 obj->cache_dirty = true; in __igt_client_fill()
72 err = i915_gem_schedule_fill_pages_blt(obj, ce, obj->mm.pages, in __igt_client_fill()
73 &obj->mm.page_sizes, in __igt_client_fill()
[all …]
/linux-5.10/drivers/clocksource/
Dtimer-sun5i.c6 * Maxime Ripard <maxime.ripard@free-electrons.com>
48 #define to_sun5i_timer(x) \ argument
49 container_of(x, struct sun5i_timer, clk_rate_cb)
56 #define to_sun5i_timer_clksrc(x) \ argument
57 container_of(x, struct sun5i_timer_clksrc, clksrc)
64 #define to_sun5i_timer_clkevt(x) \ argument
65 container_of(x, struct sun5i_timer_clkevt, clkevt)
75 u32 old = readl(ce->timer.base + TIMER_CNTVAL_LO_REG(1)); in sun5i_clkevt_sync()
77 while ((old - readl(ce->timer.base + TIMER_CNTVAL_LO_REG(1))) < TIMER_SYNC_TICKS) in sun5i_clkevt_sync()
83 u32 val = readl(ce->timer.base + TIMER_CTL_REG(timer)); in sun5i_clkevt_time_stop()
[all …]
/linux-5.10/arch/powerpc/include/asm/
Dmpc5121.h1 /* SPDX-License-Identifier: GPL-2.0-only */
50 u32 cs_cfg[8]; /* CS config */
51 u32 cs_ctrl; /* CS Control Register */
52 u32 cs_status; /* CS Status Register */
53 u32 burst_ctrl; /* CS Burst Control Register */
54 u32 deadcycle_ctrl; /* CS Deadcycle Control Register */
55 u32 holdcycle_ctrl; /* CS Holdcycle Control Register */
59 int mpc512x_cs_config(unsigned int cs, u32 val);
82 #define MPC512X_SCLPC_CS(x) (((x) & 0x7) << 24) argument
86 #define MPC512X_SCLPC_BPT(x) ((x) & 0x3f) argument
[all …]
/linux-5.10/drivers/ps3/
Dps3av_cmd.c1 // SPDX-License-Identifier: GPL-2.0-only
28 int cs; member
33 .cs = PS3AV_CMD_VIDEO_CS_RGB_8,
37 .cs = PS3AV_CMD_VIDEO_CS_RGB_10,
41 .cs = PS3AV_CMD_VIDEO_CS_RGB_12,
45 .cs = PS3AV_CMD_VIDEO_CS_YUV444_8,
49 .cs = PS3AV_CMD_VIDEO_CS_YUV444_10,
53 .cs = PS3AV_CMD_VIDEO_CS_YUV444_12,
57 .cs = PS3AV_CMD_VIDEO_CS_YUV422_8,
61 .cs = PS3AV_CMD_VIDEO_CS_YUV422_10,
[all …]
/linux-5.10/arch/x86/um/os-Linux/
Dmcontext.c1 // SPDX-License-Identifier: GPL-2.0
10 #define COPY2(X,Y) regs->gp[X] = mc->gregs[REG_##Y] in get_regs_from_mc() argument
11 #define COPY(X) regs->gp[X] = mc->gregs[REG_##X] in get_regs_from_mc() argument
12 #define COPY_SEG(X) regs->gp[X] = mc->gregs[REG_##X] & 0xffff; in get_regs_from_mc() argument
13 #define COPY_SEG_CPL3(X) regs->gp[X] = (mc->gregs[REG_##X] & 0xffff) | 3; in get_regs_from_mc() argument
18 COPY(EIP); COPY_SEG_CPL3(CS); COPY(EFL); COPY_SEG_CPL3(SS); in get_regs_from_mc()
20 #define COPY2(X,Y) regs->gp[X/sizeof(unsigned long)] = mc->gregs[REG_##Y] in get_regs_from_mc()
21 #define COPY(X) regs->gp[X/sizeof(unsigned long)] = mc->gregs[REG_##X] in get_regs_from_mc()
28 COPY2(CS, CSGSFS); in get_regs_from_mc()
29 regs->gp[CS / sizeof(unsigned long)] &= 0xffff; in get_regs_from_mc()
[all …]
/linux-5.10/drivers/edac/
Darmada_xp_edac.c1 // SPDX-License-Identifier: GPL-2.0
10 #include <asm/hardware/cache-l2x0.h>
11 #include <asm/hardware/cache-aurora-l2.h>
27 #define SDRAM_ADDR_CTRL_SIZE_HIGH_OFFSET(cs) (20+cs) argument
28 #define SDRAM_ADDR_CTRL_SIZE_HIGH_MASK(cs) (0x1 << SDRAM_ADDR_CTRL_SIZE_HIGH_OFFSET(cs)) argument
29 #define SDRAM_ADDR_CTRL_ADDR_SEL_MASK(cs) BIT(16+cs) argument
30 #define SDRAM_ADDR_CTRL_SIZE_LOW_OFFSET(cs) (cs*4+2) argument
31 #define SDRAM_ADDR_CTRL_SIZE_LOW_MASK(cs) (0x3 << SDRAM_ADDR_CTRL_SIZE_LOW_OFFSET(cs)) argument
32 #define SDRAM_ADDR_CTRL_STRUCT_OFFSET(cs) (cs*4) argument
33 #define SDRAM_ADDR_CTRL_STRUCT_MASK(cs) (0x3 << SDRAM_ADDR_CTRL_STRUCT_OFFSET(cs)) argument
[all …]
/linux-5.10/drivers/misc/habanalabs/common/
Dcommand_submission.c1 // SPDX-License-Identifier: GPL-2.0
4 * Copyright 2016-2019 HabanaLabs, Ltd.
25 struct hl_device *hdev = hw_sob->hdev; in hl_sob_reset()
27 hdev->asic_funcs->reset_sob(hdev, hw_sob); in hl_sob_reset()
34 struct hl_device *hdev = hw_sob->hdev; in hl_sob_reset_error()
36 dev_crit(hdev->dev, in hl_sob_reset_error()
38 hw_sob->q_idx, hw_sob->sob_id); in hl_sob_reset_error()
47 struct hl_device *hdev = hl_cs_cmpl->hdev; in hl_fence_release()
49 /* EBUSY means the CS was never submitted and hence we don't have in hl_fence_release()
52 if (fence->error == -EBUSY) in hl_fence_release()
[all …]
/linux-5.10/drivers/mtd/spi-nor/controllers/
Daspeed-smc.c1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * Copyright (c) 2015-2016, IBM Corporation.
15 #include <linux/mtd/spi-nor.h>
21 #define DEVICE_NAME "aspeed-smc"
93 int cs; member
109 void __iomem *ahb_base; /* per-chip windows resource */
189 * +--------+--------+--------+--------+
197 #define SEGMENT_ADDR_REG(controller, cs) \ argument
198 ((controller)->regs + SEGMENT_ADDR_REG0 + (cs) * 4)
235 len -= offset; in aspeed_smc_read_from_ahb()
[all …]
/linux-5.10/tools/testing/selftests/x86/
Dsigreturn.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * sigreturn.c - tests for x86 sigreturn(2) and exit-to-userspace
4 * Copyright (c) 2014-2015 Andrew Lutomirski
9 * For now, this focuses on the effects of unusual CS and SS values,
60 * UC_SIGCONTEXT_SS will be set when delivering 64-bit or x32 signals on
66 * when delivering a signal that came from 64-bit code.
71 * saved CS is not 64-bit)
74 * new SS = a flat 32-bit data segment
82 * Illumos "LX branded zones"). Solaris-based kernels reserve LDT
83 * entries 0-5 for their own internal purposes, so start our LDT
[all …]

12345678910>>...30