Home
last modified time | relevance | path

Searched full:qdma (Results 1 – 25 of 35) sorted by relevance

12

/linux/drivers/net/ethernet/airoha/
H A Dairoha_eth.c41 struct airoha_qdma *qdma = irq_bank->qdma; in airoha_qdma_set_irqmask() local
42 int bank = irq_bank - &qdma->irq_banks[0]; in airoha_qdma_set_irqmask()
52 airoha_qdma_wr(qdma, REG_INT_ENABLE(bank, index), in airoha_qdma_set_irqmask()
57 airoha_qdma_rr(qdma, REG_INT_ENABLE(bank, index)); in airoha_qdma_set_irqmask()
76 struct airoha_eth *eth = port->qdma->eth; in airoha_set_macaddr()
107 struct airoha_eth *eth = port->qdma->eth; in airoha_set_vip_for_gdm_port()
504 /* QDMA LAN, RX Ring-22 */ in airoha_fe_init()
554 struct airoha_qdma *qdma = q->qdma; in airoha_qdma_fill_rx_queue() local
619 struct airoha_qdma *qdma = q->qdma; airoha_qdma_rx_process() local
731 struct airoha_qdma *qdma = q->qdma; airoha_qdma_rx_napi_poll() local
749 airoha_qdma_init_rx_queue(struct airoha_queue * q,struct airoha_qdma * qdma,int ndesc) airoha_qdma_init_rx_queue() argument
822 airoha_qdma_init_rx(struct airoha_qdma * qdma) airoha_qdma_init_rx() argument
847 struct airoha_qdma *qdma; airoha_qdma_tx_napi_poll() local
953 airoha_qdma_init_tx_queue(struct airoha_queue * q,struct airoha_qdma * qdma,int size) airoha_qdma_init_tx_queue() argument
995 airoha_qdma_tx_irq_init(struct airoha_tx_irq_queue * irq_q,struct airoha_qdma * qdma,int size) airoha_qdma_tx_irq_init() argument
1021 airoha_qdma_init_tx(struct airoha_qdma * qdma) airoha_qdma_init_tx() argument
1061 airoha_qdma_init_hfwd_queues(struct airoha_qdma * qdma) airoha_qdma_init_hfwd_queues() argument
1128 airoha_qdma_init_qos(struct airoha_qdma * qdma) airoha_qdma_init_qos() argument
1178 airoha_qdma_init_qos_stats(struct airoha_qdma * qdma) airoha_qdma_init_qos_stats() argument
1199 airoha_qdma_hw_init(struct airoha_qdma * qdma) airoha_qdma_hw_init() argument
1266 struct airoha_qdma *qdma = irq_bank->qdma; airoha_irq_handler() local
1315 airoha_qdma_init_irq_banks(struct platform_device * pdev,struct airoha_qdma * qdma) airoha_qdma_init_irq_banks() argument
1349 airoha_qdma_init(struct platform_device * pdev,struct airoha_eth * eth,struct airoha_qdma * qdma) airoha_qdma_init() argument
1423 airoha_hw_cleanup(struct airoha_qdma * qdma) airoha_hw_cleanup() argument
1448 airoha_qdma_start_napi(struct airoha_qdma * qdma) airoha_qdma_start_napi() argument
1463 airoha_qdma_stop_napi(struct airoha_qdma * qdma) airoha_qdma_stop_napi() argument
1626 struct airoha_qdma *qdma = port->qdma; airoha_dev_open() local
1656 struct airoha_qdma *qdma = port->qdma; airoha_dev_stop() local
1877 struct airoha_qdma *qdma = port->qdma; airoha_dev_xmit() local
2201 airoha_qdma_get_rl_param(struct airoha_qdma * qdma,int queue_id,u32 addr,enum trtcm_param_type param,u32 * val_low,u32 * val_high) airoha_qdma_get_rl_param() argument
2224 airoha_qdma_set_rl_param(struct airoha_qdma * qdma,int queue_id,u32 addr,enum trtcm_param_type param,u32 val) airoha_qdma_set_rl_param() argument
2243 airoha_qdma_set_rl_config(struct airoha_qdma * qdma,int queue_id,u32 addr,bool enable,u32 enable_mask) airoha_qdma_set_rl_config() argument
2260 airoha_qdma_set_rl_token_bucket(struct airoha_qdma * qdma,int queue_id,u32 rate_val,u32 bucket_size) airoha_qdma_set_rl_token_bucket() argument
2303 airoha_qdma_init_rl_config(struct airoha_qdma * qdma,int queue_id,bool enable,enum trtcm_unit_type unit) airoha_qdma_init_rl_config() argument
2320 airoha_qdma_get_trtcm_param(struct airoha_qdma * qdma,int channel,u32 addr,enum trtcm_param_type param,enum trtcm_mode_type mode,u32 * val_low,u32 * val_high) airoha_qdma_get_trtcm_param() argument
2345 airoha_qdma_set_trtcm_param(struct airoha_qdma * qdma,int channel,u32 addr,enum trtcm_param_type param,enum trtcm_mode_type mode,u32 val) airoha_qdma_set_trtcm_param() argument
2365 airoha_qdma_set_trtcm_config(struct airoha_qdma * qdma,int channel,u32 addr,enum trtcm_mode_type mode,bool enable,u32 enable_mask) airoha_qdma_set_trtcm_config() argument
2381 airoha_qdma_set_trtcm_token_bucket(struct airoha_qdma * qdma,int channel,u32 addr,enum trtcm_mode_type mode,u32 rate_val,u32 bucket_size) airoha_qdma_set_trtcm_token_bucket() argument
2488 struct airoha_qdma *qdma = port->qdma; airoha_qdma_set_rx_meter() local
2815 struct airoha_qdma *qdma; airoha_alloc_gdm_port() local
[all...]
H A Dairoha_eth.h177 struct airoha_qdma *qdma; member
197 struct airoha_qdma *qdma; member
496 struct airoha_qdma *qdma; member
519 struct airoha_qdma *qdma; member
570 struct airoha_qdma qdma[AIROHA_MAX_NUM_QDMA]; member
589 #define airoha_qdma_rr(qdma, offset) \ argument
590 airoha_rr((qdma)->regs, (offset))
591 #define airoha_qdma_wr(qdma, offset, val) \ argument
592 airoha_wr((qdma)->regs, (offset), (val))
593 #define airoha_qdma_rmw(qdma, offse argument
595 airoha_qdma_set(qdma,offset,val) global() argument
597 airoha_qdma_clear(qdma,offset,val) global() argument
[all...]
H A Dairoha_ppe.c899 struct airoha_eth *eth = port->qdma->eth; in airoha_ppe_flow_offload_replace()
1099 struct airoha_eth *eth = port->qdma->eth; in airoha_ppe_flow_offload_destroy()
1145 struct airoha_eth *eth = port->qdma->eth; in airoha_ppe_flow_offload_stats()
1249 struct airoha_eth *eth = port->qdma->eth; in airoha_ppe_setup_tc_block_cb()
1283 struct airoha_eth *eth = port->qdma->eth; in airoha_ppe_init_upd_mem()
/linux/Documentation/devicetree/bindings/dma/
H A Dfsl-qdma.yaml4 $id: http://devicetree.org/schemas/dma/fsl-qdma.yaml#
7 title: NXP Layerscape SoC qDMA Controller
15 - const: fsl,ls1021a-qdma
18 - fsl,ls1028a-qdma
19 - fsl,ls1043a-qdma
20 - fsl,ls1046a-qdma
21 - const: fsl,ls1021a-qdma
36 - const: qdma-error
37 - const: qdma-queue0
38 - const: qdma
[all...]
/linux/Documentation/devicetree/bindings/net/
H A Dairoha,en7581-eth.yaml35 - description: QDMA lan irq0
36 - description: QDMA lan irq1
37 - description: QDMA lan irq2
38 - description: QDMA lan irq3
39 - description: QDMA wan irq0
40 - description: QDMA wan irq1
41 - description: QDMA wan irq2
42 - description: QDMA wan irq3
53 - const: qdma
138 reset-names = "fe", "pdma", "qdma", "xs
[all...]
/linux/drivers/dma/amd/qdma/
H A DMakefile3 obj-$(CONFIG_AMD_QDMA) += amd-qdma.o
5 amd-qdma-$(CONFIG_AMD_QDMA) := qdma.o qdma-comm-regs.o
H A Dqdma.c17 #include "qdma.h"
22 /* MMIO regmap config for all QDMA registers */
934 IRQF_ONESHOT, "amd-qdma-error", qdev); in qdma_init_error_irq()
1000 "amd-qdma-queue", ring); in qdmam_alloc_qintr_rings()
1117 qdma_err(qdev, "Failed to register AMD QDMA: %d", ret); in amd_qdma_probe()
1127 qdma_err(qdev, "Failed to probe AMD QDMA driver"); in amd_qdma_probe()
1133 .name = "amd-qdma",
1141 MODULE_DESCRIPTION("AMD QDMA driver");
H A Dqdma-comm-regs.c9 #include "qdma.h"
/linux/drivers/dma/
H A Dfsl-qdma.c141 * descriptor format with qDMA.
150 * by qDMA and dynamic debug field.
152 * @cmd: Command for QDMA (see FSL_QDMA_CMD_RWTTYPE and
175 /* qDMA status notification pre information */
187 struct fsl_qdma_engine *qdma; member
291 static u32 qdma_readl(struct fsl_qdma_engine *qdma, void __iomem *addr) in qdma_readl() argument
293 return FSL_DMA_IN(qdma, addr, 32); in qdma_readl()
296 static void qdma_writel(struct fsl_qdma_engine *qdma, u32 val, in qdma_writel() argument
299 FSL_DMA_OUT(qdma, addr, val, 32); in qdma_writel()
316 struct fsl_qdma_engine *fsl_qdma = fsl_chan->qdma; in fsl_qdma_free_chan_resources()
[all...]
H A DMakefile41 obj-$(CONFIG_FSL_QDMA) += fsl-qdma.o
86 obj-$(CONFIG_FSL_DPAA2_QDMA) += fsl-dpaa2-qdma/
H A DKconfig230 tristate "NXP Layerscape qDMA engine support"
237 Support the NXP Layerscape qDMA engine with command queue and legacy mode.
241 The qdma driver only work on SoCs with a DPAA hardware block.
773 source "drivers/dma/fsl-dpaa2-qdma/Kconfig"
/linux/drivers/dma/amd/
H A DKconfig39 mechanism to transfer data using the QDMA is for the QDMA engine to
41 system. Using the descriptors, the QDMA can move data in either the
H A DMakefile5 obj-$(CONFIG_AMD_QDMA) += qdma/
/linux/drivers/dma/fsl-dpaa2-qdma/
H A DMakefile2 # Makefile for the NXP DPAA2 qDMA controllers
3 obj-$(CONFIG_FSL_DPAA2_QDMA) += dpaa2-qdma.o dpdmai.o
H A DKconfig2 tristate "NXP DPAA2 QDMA"
8 NXP Data Path Acceleration Architecture 2 QDMA driver,
/linux/Documentation/devicetree/bindings/pci/
H A Dxlnx,xdma-host.yaml19 - xlnx,qdma-host-3.00
24 - description: QDMA bridge register.
95 - xlnx,qdma-host-3.00
/linux/drivers/pci/controller/
H A Dpcie-xilinx-dma-pl.c82 QDMA, enumerator
135 if (port->variant->version == QDMA) in pcie_read()
143 if (port->variant->version == QDMA) in pcie_write()
200 if (port->variant->version == QDMA) in xilinx_pl_dma_pcie_map_bus()
747 if (port->variant->version == QDMA) { in xilinx_pl_dma_pcie_parse_dt()
823 .version = QDMA,
832 .compatible = "xlnx,qdma-host-3.00",
/linux/drivers/crypto/hisilicon/
H A Dqm.c1052 addr = (u32 *)(qp->qdma.va + qp->qdma.size) - offset; in qm_set_qp_disable()
1991 addr = (u64 *)(qp->qdma.va + qp->qdma.size) - QM_RESET_STOP_TX_OFFSET; in hisi_qm_unset_hw_reset()
2489 if (sz != qp->qdma.size) in hisi_qm_uacce_mmap()
2498 ret = dma_mmap_coherent(dev, vma, qp->qdma.va, in hisi_qm_uacce_mmap()
2499 qp->qdma.dma, sz); in hisi_qm_uacce_mmap()
2894 struct qm_dma *qdma; in hisi_qp_memory_uninit() local
2898 qdma = &qm->qp_array[i].qdma; in hisi_qp_memory_uninit()
[all...]
/linux/arch/arm64/boot/dts/freescale/
H A Dfsl-ls1046a.dtsi941 qdma: dma-controller@8380000 { label
942 compatible = "fsl,ls1046a-qdma", "fsl,ls1021a-qdma";
951 interrupt-names = "qdma-error", "qdma-queue0",
952 "qdma-queue1", "qdma-queue2", "qdma-queue3";
H A Dfsl-ls1043a.dtsi984 qdma: dma-controller@8380000 { label
985 compatible = "fsl,ls1043a-qdma", "fsl,ls1021a-qdma";
994 interrupt-names = "qdma-error", "qdma-queue0",
995 "qdma-queue1", "qdma-queue2", "qdma-queue3";
H A Dfsl-ls1028a.dtsi816 qdma: dma-controller@8380000 { label
817 compatible = "fsl,ls1028a-qdma", "fsl,ls1021a-qdma";
826 interrupt-names = "qdma-error", "qdma-queue0",
827 "qdma-queue1", "qdma-queue2", "qdma-queue3";
/linux/include/linux/platform_data/
H A Damd_qdma.h25 * struct qdma_platdata - Platform specific data for QDMA engine
H A Dedma.h33 * DaVinci hardware also has a "QDMA" mechanism which is not currently
/linux/drivers/net/ethernet/sfc/
H A Def100_ethtool.c20 /* This is the maximum number of descriptor rings supported by the QDMA */
/linux/arch/arm/boot/dts/nxp/ls/
H A Dls1021a.dtsi920 qdma: dma-controller@8390000 { label
921 compatible = "fsl,ls1021a-qdma";
928 interrupt-names = "qdma-error",
929 "qdma-queue0", "qdma-queue1";

12