Home
last modified time | relevance | path

Searched refs:sr (Results 1 – 25 of 99) sorted by relevance

1234

/qemu/target/hppa/
H A Dgdbstub.c73 val = env->sr[4] >> 32; in hppa_cpu_gdb_read_register()
76 val = env->sr[0] >> 32; in hppa_cpu_gdb_read_register()
79 val = env->sr[1] >> 32; in hppa_cpu_gdb_read_register()
82 val = env->sr[2] >> 32; in hppa_cpu_gdb_read_register()
85 val = env->sr[3] >> 32; in hppa_cpu_gdb_read_register()
88 val = env->sr[5] >> 32; in hppa_cpu_gdb_read_register()
91 val = env->sr[6] >> 32; in hppa_cpu_gdb_read_register()
94 val = env->sr[7] >> 32; in hppa_cpu_gdb_read_register()
199 env->sr[4] = (uint64_t)val << 32; in hppa_cpu_gdb_write_register()
202 env->sr[0] = (uint64_t)val << 32; in hppa_cpu_gdb_write_register()
[all …]
H A Dcpu.c92 if ((env->sr[4] == env->sr[5]) in hppa_get_tb_cpu_state()
93 & (env->sr[4] == env->sr[6]) in hppa_get_tb_cpu_state()
94 & (env->sr[4] == env->sr[7])) { in hppa_get_tb_cpu_state()
/qemu/hw/i2c/
H A Dmpc_i2c.c83 uint8_t sr; member
105 return s->sr & CSR_MIF; in mpc_i2c_irq_pending()
121 i2c->sr = 0x81; in mpc_i2c_reset()
153 s->sr |= CSR_RXAK; in mpc_i2c_address_send()
156 s->sr &= ~CSR_RXAK; in mpc_i2c_address_send()
157 s->sr |= CSR_MCF; /* Set after Byte Transfer is completed */ in mpc_i2c_address_send()
158 s->sr |= CSR_MIF; /* Set after Byte Transfer is completed */ in mpc_i2c_address_send()
167 s->sr |= CSR_RXAK; in mpc_i2c_data_send()
170 s->sr &= ~CSR_RXAK; in mpc_i2c_data_send()
171 s->sr |= CSR_MCF; /* Set after Byte Transfer is completed */ in mpc_i2c_data_send()
[all …]
/qemu/tests/tcg/xtensa/
H A Dtest_sr.S3 test_suite sr
17 .macro sr_op sym, op_sym, op_byte, sr argument
19 \op_sym a4, \sr
21 .byte LOW__SR, \sr, \op_byte
25 .macro test_sr_op sym, mask, op, op_byte, sr argument
29 sr_op \sym, \op, \op_byte, \sr
33 sr_op \sym, \op, \op_byte, \sr
45 .macro test_sr_mask sr, sym, mask
46 test \sr
47 test_sr_op \sym, \mask & 1, rsr, HI_RSR, \sr
[all …]
H A Dfpu.h49 .macro test_op1_rm op, fr0, fr1, v0, r, sr
54 check_res \fr1, \r, \sr
57 .macro test_op2_rm op, fr0, fr1, fr2, v0, v1, r, sr
63 check_res \fr2, \r, \sr
66 .macro test_op3_rm op, fr0, fr1, fr2, fr3, v0, v1, v2, r, sr
73 check_res \fr3, \r, \sr
76 .macro test_op1_ex op, fr0, fr1, v0, rm, r, sr
79 test_op1_rm \op, \fr0, \fr1, \v0, \r, \sr
82 test_op1_rm \op, \fr0, \fr1, \v0, \r, \sr
85 .macro test_op2_ex op, fr0, fr1, fr2, v0, v1, rm, r, sr
[all …]
H A Dtest_fp0_conv.S13 .macro test_ftoi_ex op, r0, fr0, v, c, r, sr argument
23 movi a3, \sr
30 .macro test_ftoi op, r0, fr0, v, c, r, sr argument
33 test_ftoi_ex \op, \r0, \fr0, \v, \c, \r, \sr
36 test_ftoi_ex \op, \r0, \fr0, \v, \c, \r, \sr
40 .macro test_itof_ex op, fr0, ar0, v, c, r, sr argument
52 movi a3, \sr
59 .macro test_itof_rm op, fr0, ar0, v, c, rm, r, sr argument
62 test_itof_ex \op, \fr0, \ar0, \v, \c, \r, \sr
65 test_itof_ex \op, \fr0, \ar0, \v, \c, \r, \sr
[all …]
H A Dtest_fp1.S13 .macro test_ord_ex op, br, fr0, fr1, v0, v1, r, sr argument
25 movi a3, \sr
32 .macro test_ord op, br, fr0, fr1, v0, v1, r, sr argument
35 test_ord_ex \op, \br, \fr0, \fr1, \v0, \v1, \r, \sr
38 test_ord_ex \op, \br, \fr0, \fr1, \v0, \v1, \r, \sr
/qemu/target/openrisc/
H A Dinterrupt.c46 env->sr &= ~SR_DME; in openrisc_cpu_do_interrupt()
47 env->sr &= ~SR_IME; in openrisc_cpu_do_interrupt()
48 env->sr |= SR_SM; in openrisc_cpu_do_interrupt()
49 env->sr &= ~SR_IEE; in openrisc_cpu_do_interrupt()
50 env->sr &= ~SR_TEE; in openrisc_cpu_do_interrupt()
58 env->sr |= SR_DSX; in openrisc_cpu_do_interrupt()
61 env->sr &= ~SR_DSX; in openrisc_cpu_do_interrupt()
93 if (env->sr & SR_EPH) { in openrisc_cpu_do_interrupt()
109 if ((interrupt_request & CPU_INTERRUPT_HARD) && (env->sr & SR_IEE)) { in openrisc_cpu_exec_interrupt()
112 if ((interrupt_request & CPU_INTERRUPT_TIMER) && (env->sr & SR_TEE)) { in openrisc_cpu_exec_interrupt()
H A Dmmu.c146 int prot, excp, sr = cpu->env.sr; in openrisc_cpu_get_phys_page_debug() local
149 switch (sr & (SR_DME | SR_IME)) { in openrisc_cpu_get_phys_page_debug()
154 (sr & SR_SM) != 0); in openrisc_cpu_get_phys_page_debug()
160 (sr & SR_SM) != 0); in openrisc_cpu_get_phys_page_debug()
169 (sr & SR_SM) != 0); in openrisc_cpu_get_phys_page_debug()
/qemu/hw/char/
H A Dmcf_uart.c27 uint8_t sr; member
74 if (s->sr & MCF_UART_TxRDY) in OBJECT_DECLARE_SIMPLE_TYPE()
76 if ((s->sr & ((s->mr[0] & MCF_UART_RxIRQ) in OBJECT_DECLARE_SIMPLE_TYPE()
91 return s->sr; in mcf_uart_read()
104 s->sr &= ~MCF_UART_FFULL; in mcf_uart_read()
106 s->sr &= ~MCF_UART_RxRDY; in mcf_uart_read()
128 if (s->tx_enabled && (s->sr & MCF_UART_TxEMP) == 0) { in mcf_uart_do_tx()
132 s->sr |= MCF_UART_TxEMP; in mcf_uart_do_tx()
135 s->sr |= MCF_UART_TxRDY; in mcf_uart_do_tx()
137 s->sr &= ~MCF_UART_TxRDY; in mcf_uart_do_tx()
[all …]
H A Dipoctal232.c106 uint8_t sr; member
137 VMSTATE_UINT8(sr, SCC2698Channel),
211 ch->sr |= SR_TXRDY | SR_TXEMT; in write_cr()
216 ch->sr &= ~(SR_TXRDY | SR_TXEMT); in write_cr()
235 ch->sr &= ~SR_RXRDY; in write_cr()
240 ch->sr &= ~(SR_TXRDY | SR_TXEMT); in write_cr()
245 ch->sr &= ~(SR_OVERRUN | SR_PARITY | SR_FRAMING | SR_BREAK); in write_cr()
284 ret = ch->sr; in io_read()
294 ch->sr &= ~SR_RXRDY; in io_read()
300 if (ch->sr & SR_BREAK) { in io_read()
[all …]
/qemu/target/ppc/
H A Dmmu-hash32.c113 static bool ppc_hash32_direct_store(PowerPCCPU *cpu, target_ulong sr, in ppc_hash32_direct_store() argument
181 if (ppc_hash32_key(mmuidx_pr(mmu_idx), sr)) { in ppc_hash32_direct_store()
255 target_ulong sr, target_ulong eaddr, in ppc_hash32_htab_lookup() argument
262 vsid = sr & SR32_VSID; in ppc_hash32_htab_lookup()
300 target_ulong sr; in ppc_hash32_xlate() local
345 sr = env->sr[eaddr >> 28]; in ppc_hash32_xlate()
348 if (sr & SR32_T) { in ppc_hash32_xlate()
349 return ppc_hash32_direct_store(cpu, sr, eaddr, access_type, in ppc_hash32_xlate()
354 if (access_type == MMU_INST_FETCH && (sr & SR32_NX)) { in ppc_hash32_xlate()
363 pte_offset = ppc_hash32_htab_lookup(cpu, sr, eaddr, &pte); in ppc_hash32_xlate()
[all …]
H A Dmmu_common.c268 target_ulong vsid, sr, pgidx, ptem; in mmu6xx_get_physical_address() local
279 sr = env->sr[eaddr >> 28]; in mmu6xx_get_physical_address()
280 key = ppc_hash32_key(pr, sr); in mmu6xx_get_physical_address()
282 ds = sr & SR32_T; in mmu6xx_get_physical_address()
283 nx = sr & SR32_NX; in mmu6xx_get_physical_address()
284 vsid = sr & SR32_VSID; in mmu6xx_get_physical_address()
289 eaddr, (int)(eaddr >> 28), sr, env->nip, env->lr, in mmu6xx_get_physical_address()
504 target_ulong sr; in mmu6xx_dump_mmu() local
512 sr = env->sr[i]; in mmu6xx_dump_mmu()
513 if (sr & 0x80000000) { in mmu6xx_dump_mmu()
[all …]
H A Dmmu-hash32.h111 static inline bool ppc_hash32_key(bool pr, target_ulong sr) in ppc_hash32_key() argument
113 return pr ? (sr & SR32_KP) : (sr & SR32_KS); in ppc_hash32_key()
/qemu/target/m68k/
H A Dop_helper.c46 uint16_t sr; in m68k_rte() local
50 sr = cpu_lduw_mmuidx_ra(env, sp, MMU_KERNEL_IDX, 0); in m68k_rte()
63 cpu_m68k_set_sr(env, sr); in m68k_rte()
78 cpu_m68k_set_sr(env, sr); in m68k_rte()
190 uint32_t sr; in cf_interrupt_all() local
212 sr = env->sr | cpu_m68k_get_ccr(env); in cf_interrupt_all()
217 vector, env->pc, env->aregs[7], sr); in cf_interrupt_all()
222 fmt |= sr; in cf_interrupt_all()
224 env->sr |= SR_S; in cf_interrupt_all()
226 env->sr = (env->sr & ~SR_I) | (env->pending_level << SR_I_SHIFT); in cf_interrupt_all()
[all …]
/qemu/hw/ssi/
H A Dpl022.c53 s->sr = 0; in pl022_update()
55 s->sr |= PL022_SR_TFE; in pl022_update()
57 s->sr |= PL022_SR_TNF; in pl022_update()
59 s->sr |= PL022_SR_RNE; in pl022_update()
61 s->sr |= PL022_SR_RFF; in pl022_update()
63 s->sr |= PL022_SR_BSY; in pl022_update()
143 return s->sr; in pl022_read()
225 s->sr = PL022_SR_TFE | PL022_SR_TNF; in pl022_reset()
256 VMSTATE_UINT32(sr, PL022State),
/qemu/hw/audio/
H A Dac97.c112 uint16_t sr; /* rw 1 */ member
203 uint32_t old_mask = r->sr & SR_INT_MASK; in update_sr()
223 r->sr = new_sr; in update_sr()
226 r->sr & SR_BCIS, r->sr & SR_LVBCI, r->sr, event, level); in update_sr()
694 val = r->sr & 0xff; in nabm_readb()
715 val = r->sr; in nabm_readw()
750 val = r->civ | (r->lvi << 8) | (r->sr << 16); in nabm_readl()
752 r->civ, r->lvi, r->sr); in nabm_readl()
791 if ((r->cr & CR_RPBM) && (r->sr & SR_DCH)) { in nabm_writeb()
792 r->sr &= ~(SR_DCH | SR_CELV); in nabm_writeb()
[all …]
/qemu/hw/display/
H A Dcirrus_vga.c1156 if ((s->vga.sr[0x07] & 0x01) != 0) { in cirrus_get_bpp()
1158 switch (s->vga.sr[0x07] & CIRRUS_SR7_BPP_MASK) { in cirrus_get_bpp()
1176 printf("cirrus: unknown bpp - sr7=%x\n", s->vga.sr[0x7]); in cirrus_get_bpp()
1263 return s->vga.sr[s->vga.sr_index]; in cirrus_vga_read_sr()
1265 return s->vga.sr[s->vga.sr_index]; in cirrus_vga_read_sr()
1274 return s->vga.sr[0x10]; in cirrus_vga_read_sr()
1283 return s->vga.sr[0x11]; in cirrus_vga_read_sr()
1311 return s->vga.sr[s->vga.sr_index]; in cirrus_vga_read_sr()
1327 s->vga.sr[s->vga.sr_index] = val & sr_mask[s->vga.sr_index]; in cirrus_vga_write_sr()
1334 s->vga.sr[s->vga.sr_index] = 0x12; in cirrus_vga_write_sr()
[all …]
/qemu/target/sh4/
H A Dcpu.h145 uint32_t sr; /* status register (with T split out) */ member
370 return env->sr | (env->sr_m << SR_M) | in cpu_read_sr()
375 static inline void cpu_write_sr(CPUSH4State *env, target_ulong sr) in cpu_write_sr() argument
377 env->sr_m = (sr >> SR_M) & 1; in cpu_write_sr()
378 env->sr_q = (sr >> SR_Q) & 1; in cpu_write_sr()
379 env->sr_t = (sr >> SR_T) & 1; in cpu_write_sr()
380 env->sr = sr & ~((1u << SR_M) | (1u << SR_Q) | (1u << SR_T)); in cpu_write_sr()
H A Dgdbstub.c33 if ((env->sr & (1u << SR_MD)) && (env->sr & (1u << SR_RB))) { in superh_cpu_gdb_read_register()
82 if ((env->sr & (1u << SR_MD)) && (env->sr & (1u << SR_RB))) { in superh_cpu_gdb_write_register()
H A Dhelper.c69 if (env->sr & (1u << SR_BL)) { in superh_cpu_do_interrupt()
88 (env->sr >> 4) & 0xf); in superh_cpu_do_interrupt()
148 env->sr |= (1u << SR_BL) | (1u << SR_MD) | (1u << SR_RB); in superh_cpu_do_interrupt()
164 env->sr &= ~(1u << SR_FD); in superh_cpu_do_interrupt()
165 env->sr |= 0xf << 4; /* IMASK */ in superh_cpu_do_interrupt()
335 use_asid = !(env->mmucr & MMUCR_SV) || !(env->sr & (1u << SR_MD)); in get_mmu_address()
341 if (!(env->sr & (1u << SR_MD)) && !(matching->pr & 2)) { in get_mmu_address()
351 if (!(env->sr & (1u << SR_MD)) && !(matching->pr & 2)) { in get_mmu_address()
369 if (!(env->sr & (1u << SR_MD)) && !(matching->pr & 2)) { in get_mmu_address()
401 if (!(env->sr & (1u << SR_MD)) in get_physical_address()
[all …]
/qemu/hw/nvme/
H A Ddif.c124 dif->g64.sr[0] = *reftag >> 40; in nvme_dif_pract_generate_dif_crc64()
125 dif->g64.sr[1] = *reftag >> 32; in nvme_dif_pract_generate_dif_crc64()
126 dif->g64.sr[2] = *reftag >> 24; in nvme_dif_pract_generate_dif_crc64()
127 dif->g64.sr[3] = *reftag >> 16; in nvme_dif_pract_generate_dif_crc64()
128 dif->g64.sr[4] = *reftag >> 8; in nvme_dif_pract_generate_dif_crc64()
129 dif->g64.sr[5] = *reftag; in nvme_dif_pract_generate_dif_crc64()
219 r |= (uint64_t)dif->g64.sr[0] << 40; in nvme_dif_prchk_crc64()
220 r |= (uint64_t)dif->g64.sr[1] << 32; in nvme_dif_prchk_crc64()
221 r |= (uint64_t)dif->g64.sr[2] << 24; in nvme_dif_prchk_crc64()
222 r |= (uint64_t)dif->g64.sr[3] << 16; in nvme_dif_prchk_crc64()
[all …]
/qemu/hw/timer/
H A Dimx_epit.c70 if ((s->sr & SR_OCIF) && (s->cr & CR_OCIEN) && (s->cr & CR_EN)) { in imx_epit_update_int()
98 s->sr = 0; in imx_epit_reset()
129 reg_value = s->sr; in imx_epit_read()
289 s->sr = 0; /* SR.OCIF is the only bit in this register anyway */ in imx_epit_write_sr()
365 DPRINTF("sr was %d\n", s->sr); in imx_epit_cmp()
367 s->sr |= SR_OCIF; in imx_epit_cmp()
388 VMSTATE_UINT32(sr, IMXEPITState),
H A Dimx_gpt.c58 VMSTATE_UINT32(sr, IMXGPTState),
157 if ((s->sr & s->ir) && (s->cr & GPT_CR_EN)) { in imx_gpt_update_int()
249 s->sr |= s->next_int; in imx_gpt_compute_next_timeout()
278 reg_value = s->sr; in imx_gpt_read()
343 s->sr = 0; in imx_gpt_reset_common()
426 s->sr &= ~(value & 0x3f); in imx_gpt_write()
489 s->sr |= s->next_int; in imx_gpt_timeout()
/qemu/hw/sensor/
H A Dlsm303dlhc_mag.c62 uint8_t sr; member
237 s->sr = 0x3; in lsm303dlhc_mag_read()
259 s->sr = 0x1; in lsm303dlhc_mag_finish()
282 s->sr = s->buf; in lsm303dlhc_mag_write()
358 resp = s->sr; in lsm303dlhc_mag_recv()
460 VMSTATE_UINT8(sr, LSM303DLHCMagState),
488 s->sr = 0x1; /* DRDY = 1. */ in lsm303dlhc_mag_default_cfg()

1234