Home
last modified time | relevance | path

Searched refs:num_harts (Results 1 – 11 of 11) sorted by relevance

/qemu/hw/intc/
H A Driscv_aclint.c130 addr < (mtimer->timecmp_base + (mtimer->num_harts << 3))) { in riscv_aclint_mtimer_read()
173 addr < (mtimer->timecmp_base + (mtimer->num_harts << 3))) { in riscv_aclint_mtimer_write()
234 for (i = 0; i < mtimer->num_harts; i++) { in riscv_aclint_mtimer_write()
268 DEFINE_PROP_UINT32("num-harts", RISCVAclintMTimerState, num_harts, 1),
288 s->timer_irqs = g_new(qemu_irq, s->num_harts); in riscv_aclint_mtimer_realize()
289 qdev_init_gpio_out(dev, s->timer_irqs, s->num_harts); in riscv_aclint_mtimer_realize()
291 s->timers = g_new0(QEMUTimer *, s->num_harts); in riscv_aclint_mtimer_realize()
292 s->timecmp = g_new0(uint64_t, s->num_harts); in riscv_aclint_mtimer_realize()
294 for (i = 0; i < s->num_harts; i++) { in riscv_aclint_mtimer_realize()
325 num_harts, 0,
[all …]
H A Driscv_aplic.c483 if (aplic->num_harts <= idc) { in riscv_aplic_idc_topi()
523 if (aplic->msimode || aplic->num_harts <= idc) { in riscv_aplic_idc_update()
701 (addr < (APLIC_IDC_BASE + aplic->num_harts * APLIC_IDC_SIZE))) { in riscv_aplic_read()
841 (addr < (APLIC_IDC_BASE + aplic->num_harts * APLIC_IDC_SIZE))) { in riscv_aplic_write()
866 for (idc = 0; idc < aplic->num_harts; idc++) { in riscv_aplic_write()
901 for (i = 0; i < aplic->num_harts; i++) { in riscv_aplic_realize()
914 aplic->num_harts); in riscv_aplic_realize()
915 qdev_init_gpio_out(dev, aplic->external_irqs, aplic->num_harts); in riscv_aplic_realize()
927 aplic->idelivery = g_new0(uint32_t, aplic->num_harts); in riscv_aplic_realize()
928 aplic->iforce = g_new0(uint32_t, aplic->num_harts); in riscv_aplic_realize()
[all …]
H A Dsifive_plic.c284 for (i = 0; i < s->num_harts; i++) { in sifive_plic_reset()
330 plic->num_harts = hartid; in parse_hart_config()
389 s->s_external_irqs = g_malloc(sizeof(qemu_irq) * s->num_harts); in sifive_plic_realize()
390 qdev_init_gpio_out(dev, s->s_external_irqs, s->num_harts); in sifive_plic_realize()
392 s->m_external_irqs = g_malloc(sizeof(qemu_irq) * s->num_harts); in sifive_plic_realize()
393 qdev_init_gpio_out(dev, s->m_external_irqs, s->num_harts); in sifive_plic_realize()
401 for (i = 0; i < s->num_harts; i++) { in sifive_plic_realize()
477 uint32_t num_harts, in type_init()
511 qdev_connect_gpio_out(dev, cpu_num - hartid_base + num_harts, in type_init()
/qemu/include/hw/intc/
H A Driscv_aclint.h41 uint32_t num_harts; member
50 uint32_t hartid_base, uint32_t num_harts,
66 uint32_t num_harts; member
72 uint32_t num_harts, bool sswi);
H A Dsifive_plic.h52 uint32_t num_harts; member
80 uint32_t num_harts,
H A Driscv_aplic.h66 uint32_t num_harts; member
84 uint32_t hartid_base, uint32_t num_harts, uint32_t num_sources,
/qemu/hw/riscv/
H A Dvirt.c241 for (cpu = s->soc[socket].num_harts - 1; cpu >= 0; cpu--) { in create_fdt_socket_cpus()
333 clint_cells = g_new0(uint32_t, s->soc[socket].num_harts * 4); in create_fdt_socket_clint()
335 for (cpu = 0; cpu < s->soc[socket].num_harts; cpu++) { in create_fdt_socket_clint()
352 clint_cells, s->soc[socket].num_harts * sizeof(uint32_t) * 4); in create_fdt_socket_clint()
369 aclint_mswi_cells = g_new0(uint32_t, s->soc[socket].num_harts * 2); in create_fdt_socket_aclint()
370 aclint_mtimer_cells = g_new0(uint32_t, s->soc[socket].num_harts * 2); in create_fdt_socket_aclint()
371 aclint_sswi_cells = g_new0(uint32_t, s->soc[socket].num_harts * 2); in create_fdt_socket_aclint()
373 for (cpu = 0; cpu < s->soc[socket].num_harts; cpu++) { in create_fdt_socket_aclint()
381 aclint_cells_size = s->soc[socket].num_harts * sizeof(uint32_t) * 2; in create_fdt_socket_aclint()
472 plic_cells = g_new0(uint32_t, s->soc[socket].num_harts * 2); in create_fdt_socket_plic()
[all …]
H A Driscv_hart.c34 DEFINE_PROP_UINT32("num-harts", RISCVHartArrayState, num_harts, 1),
153 s->harts = g_new0(RISCVCPU, s->num_harts); in riscv_harts_realize()
159 for (n = 0; n < s->num_harts; n++) { in riscv_harts_realize()
H A Dspike.c103 clint_cells = g_new0(uint32_t, s->soc[socket].num_harts * 4); in create_fdt()
105 for (cpu = s->soc[socket].num_harts - 1; cpu >= 0; cpu--) { in create_fdt()
167 clint_cells, s->soc[socket].num_harts * sizeof(uint32_t) * 4); in create_fdt()
H A Dvirt-acpi-build.c533 if (imsic_max_hart_per_socket < s->soc[socket].num_harts) { in build_madt()
534 imsic_max_hart_per_socket = s->soc[socket].num_harts; in build_madt()
590 s->soc[socket].num_harts, in build_madt()
/qemu/include/hw/riscv/
H A Driscv_hart.h37 uint32_t num_harts; member