Searched +full:reset +full:- +full:names (Results 1 – 25 of 67) sorted by relevance
123
43 return -1; in scsi_cdb_xfer()49 uint8_t *buf = cmd->buf; in scsi_cmd_lba()65 lba = -1; in scsi_cmd_lba()90 cdb_len = -1; in scsi_cdb_length()290 /* Unit attention, Power on, reset or bus device reset occurred */295 /* Unit attention, SCSI bus reset */315 /* Unit attention, Device internal reset */459 static const char *names[] = { in scsi_command_name() local577 if (cmd >= ARRAY_SIZE(names) || names[cmd] == NULL) { in scsi_command_name()580 return names[cmd]; in scsi_command_name()[all …]
5 This document describes the virtual-device fuzzing infrastructure in QEMU and9 ------16 is an *in-process* fuzzer. For the developer, this means that it is their17 responsibility to ensure that state is reset between fuzzing-runs.20 --------------------24 Here, enable-asan and enable-ubsan are optional but they allow us to reliably25 detect bugs such as out-of-bounds accesses, uses-after-free, double-frees28 CC=clang-8 CXX=clang++-8 /path/to/configure \29 --enable-fuzzing --enable-asan --enable-ubsan33 make qemu-fuzz-i386[all …]
5 * SPDX-License-Identifier: LGPL-2.1-or-later12 * The numbers assigned here are non-sequential in order to preserve binary24 * Exit the current TB. This is typically used when some system-level device35 /* Reset signal. */39 * Several target-specific external hardware interrupts. Each target/cpu.h40 * should define proper names based on these defines.49 * Several target-specific internal interrupts. These differ from the50 * preceding target-specific interrupts in that they are intended to53 * single-stepping within the debugger.61 /* The set of all bits that should be masked when single-stepping. */
14 * 3. Neither the name of IBM nor the names of its contributors32 #include "standard-headers/linux/types.h"43 /* Device entered invalid state, driver must reset it */52 * rest are per-device feature bits.70 * If clear - device has the platform DMA (e.g. IOMMU) bypass quirk feature.71 * If set - use platform DMA tools to access the memory.112 * This feature indicates that the driver can reset a queue individually.
1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */19 #include "standard-headers/linux/const.h"20 #include "standard-headers/linux/types.h"21 #include "standard-headers/linux/if_ether.h"26 * have the same layout for 32-bit and 64-bit userland.38 * struct ethtool_cmd - DEPRECATED, link control and status43 * interface supports autonegotiation or auto-detection.44 * Read-only.48 * auto-detection.56 * @autoneg: Enable/disable autonegotiation and auto-detection;[all …]
14 * 3. Neither the name of IBM nor the names of its contributors28 #include "standard-headers/linux/types.h"29 #include "standard-headers/linux/virtio_ids.h"30 #include "standard-headers/linux/virtio_config.h"31 #include "standard-headers/linux/virtio_types.h"37 #define VIRTIO_BLK_F_RO 5 /* Disk is read-only */59 /* The capacity (in 512-byte sectors). */94 * The maximum discard sectors (in 512-byte sectors) for108 * The maximum number of write zeroes sectors (in 512-byte sectors) in127 * The maximum secure erase sectors (in 512-byte sectors) for[all …]
10 * See the COPYING file in the top-level directory.20 #include "qapi/qapi-events-qdev.h"22 #include "qemu/error-report.h"24 #include "hw/pci-host/spapr.h" /* spapr_phb_remove_pci_device_cb callback */27 #include "system/reset.h"30 #define DRC_CONTAINER_PATH "dr-connector"32 #define DRC_INDEX_ID_MASK ((1ULL << DRC_INDEX_TYPE_SHIFT) - 1)38 return 1 << drck->typeshift; in spapr_drc_type()46 * unique. this is how we encode the DRC type on bare-metal in spapr_drc_index()49 return (drck->typeshift << DRC_INDEX_TYPE_SHIFT) in spapr_drc_index()[all …]
13 * names of its contributors may be used to endorse or promote products30 #include "system/reset.h"36 #include "qemu/error-report.h"58 ram_addr_t ram_size = machine->ram_size; in xtensa_sim_common_init()61 for (n = 0; n < machine->smp.cpus; n++) { in xtensa_sim_common_init()62 cpu = XTENSA_CPU(cpu_create(machine->cpu_type)); in xtensa_sim_common_init()63 env = &cpu->env; in xtensa_sim_common_init()65 env->sregs[PRID] = n; in xtensa_sim_common_init()74 XtensaMemory sysram = env->config->sysram; in xtensa_sim_common_init()77 xtensa_create_memory_regions(&env->config->instrom, "xtensa.instrom", in xtensa_sim_common_init()[all …]
13 * names of its contributors may be used to endorse or promote products30 #include "system/reset.h"33 #include "hw/pci-host/gpex.h"37 #include "qemu/error-report.h"70 memory_region_init_alias(ecam_alias, OBJECT(dev), "pcie-ecam", in create_pcie()82 memory_region_init_alias(mmio_alias, OBJECT(dev), "pcie-mmio", in create_pcie()89 memory_region_init_alias(pio_alias, OBJECT(dev), "pcie-pio", in create_pcie()104 if (pci->bus) { in create_pcie()105 pci_init_nic_devices(pci->bus, mc->default_nic); in create_pcie()112 CPUXtensaState *env = &cpu->env; in xtensa_virt_init()[all …]
2 * QEMU RISC-V Board Compatible with SiFive Freedom U SDK4 * Copyright (c) 2016-2017 Sagar Karandikar, sagark@eecs.berkeley.edu13 * 3) PRCI (Power, Reset, Clock, Interrupt)15 * 5) OTP (One-Time Programmable) memory with stored serial number39 #include "qemu/error-report.h"99 uint64_t mem_size = ms->ram_size; in create_fdt()111 "sifive,plic-1.0.0", "riscv,plic0" in create_fdt()114 fdt = ms->fdt = create_device_tree(&s->fdt_size); in create_fdt()122 "sifive,hifive-unleashed-a00"); in create_fdt()123 qemu_fdt_setprop_cell(fdt, "/", "#size-cells", 0x2); in create_fdt()[all …]
18 * 3. Neither the name of the University nor the names of its contributors58 #define TARGET_EXDEV 18 /* Cross-device link */70 #define TARGET_EROFS 30 /* Read-only file system */78 /* non-blocking and interrupt i/o */84 /* ipc/network software -- argument errors */85 #define TARGET_ENOTSOCK 38 /* Socket operation on non-socket */98 /* ipc/network software -- operational errors */101 #define TARGET_ENETRESET 52 /* Network dropped connection on reset */103 #define TARGET_ECONNRESET 54 /* Connection reset by peer */155 #include "special-errno.h"
4 * Copyright (c) 2010-2015 Institute for System Programming8 * See the COPYING file in the top-level directory.17 #include "replay-internal.h"18 #include "qemu/main-loop.h"21 #include "qemu/error-report.h"38 uint64_t replay_break_icount = -1ULL;41 /* Pretty print event names */72 /* Pretty print shutdown event names */106 CHECKPOINT_EVENT(RESET); in replay_checkpoint_event_name()129 return replay_async_event_name(event - EVENT_ASYNC); in replay_event_name()[all …]
2 * QEMU KVM support -- ARM specific functions.7 * See the COPYING file in the top-level directory.15 #include "target/arm/cpu-qom.h"31 * @devid should be the ID of the device as defined by the arm-vgic device52 * Note that we do not stop early on failure -- we will attempt68 * Note that we do not stop early on failure -- we will attempt96 * Called at reset time to kernel registers to their initial values.109 * kernel (as would be used for '-cpu host'), for purposes of probing it132 * (vq - 1) up to ARM_MAX_VQ. Return the resulting map.150 * are the CPU properties with "kvm-" prefixed names.[all …]
18 * <http://www.gnu.org/licenses/gpl-2.0.html>25 #include "target/arm/kvm-consts.h"52 /* Flag: For ARM_CP_STATE_AA32, sysreg is 64-bit. */68 * migration and reset; registers marked ARM_CP_ALIAS will not be migrated92 * Flag: Writes to the sysreg might change the exception level - typically93 * on older ARM chips. For those cases we need to re-read the new el when111 * - UNDEF: discard the cpreg,112 * - KEEP: retain the cpreg as is,113 * - C_NZ: set const on the cpreg, but retain resetvalue,114 * - else: set const on the cpreg, zero resetvalue, aka RES0.[all …]
4 # the -dump-vmstate QEMU command.32 # Ensure we don't wrap around or reset to 0 -- the shell only has33 # an 8-bit return value.42 # Some fields changed names between qemu versions. This list45 'acpi-ghes': ['ghes_addr_le', 'hw_error_le'],51 'ich9-ahci': ['ahci', 'ich9_ahci'],53 'ioh-3240-express-root-port': ['port.br.dev',73 'usb-ccid': ['abProtocolDataStructure', 'abProtocolDataStructure.data'],74 'usb-host': ['dev', 'parent_obj'],75 'usb-mouse': ['usb-ptr-queue', 'HIDPointerEventQueue'],[all …]
2 * STM32L4X5 RCC (Reset and clock control)4 * Copyright (c) 2023 Arnaud Minier <arnaud.minier@telecom-paris.fr>5 * Copyright (c) 2023 Inès Varhol <ines.varhol@telecom-paris.fr>7 * SPDX-License-Identifier: GPL-2.0-or-later10 * See the COPYING file in the top-level directory.13 * for STM32L4x5 and STM32L4x6 advanced Arm ® -based 32-bit MCUs.28 #include "hw/qdev-clock.h"29 #include "hw/qdev-properties.h"30 #include "hw/qdev-properties-system.h"44 * consider it equal to 0. This is useful during the hold phase of reset.[all …]
2 * ARM SSE (Subsystems for Embedded): IoTKit, SSE-20014 * hardware, which include the IoT Kit and the SSE-050, SSE-100 and15 * SSE-200. Currently we model:16 * - the Arm IoT Kit which is documented in18 * - the SSE-200 which is documented in22 * a Cortex-M3329 * space are secure and non-secure aliases of each other30 * The SSE-200 additionally contains:31 * a second Cortex-M3337 * per-CPU identity and control register blocks[all …]
14 __ https://doc.rust-lang.org/nomicon/meet-safe-and-unsafe.html17 ------------------------------25 are accustomed to the more "normal" Cargo-based development workflow.31 * it is also possible to use ``cargo`` for common Rust-specific coding53 pyvenv/bin/meson devenv -w ../rust cargo clippy --tests54 pyvenv/bin/meson devenv -w ../rust cargo fmt62 tree. This third method is useful if you are using ``rust-analyzer``;64 ``rust-analyzer.cargo.extraEnv`` setting.66 As shown above, you can use the ``--tests`` option as usual to operate on test71 make check-rust[all …]
13 - System for dynamically registering types14 - Support for single-inheritance of types15 - Multiple inheritance of stateless interfaces16 - Mapping internal members to publicly exposed properties26 ``info qom-tree`` in the :ref:`QEMU monitor`. It will contain both35 .. code-block:: c40 #define TYPE_MY_DEVICE "my-device"78 .. code-block:: c101 cast an #Object to a subclass (or base-class) type using106 .. code-block:: c[all …]
... --------------------- ...
1 # -*- coding: utf-8 -*-5 # Copyright (c) 2015-2019 Red Hat Inc.10 # Marc-André Lureau <marcandre.lureau@redhat.com>13 # See the COPYING file in the top-level directory.15 # pylint: disable=too-many-lines53 ) -> None:56 def _cgen(self) -> str:59 def gen_if(self) -> str:62 def gen_endif(self) -> str:65 def docgen(self) -> str:[all …]
12 * See the COPYING file in the top-level directory.24 #include "qemu/config-file.h"25 #include "qemu/error-report.h"34 #include "system/accel-blocker.h"40 #include "qemu/main-loop.h"44 #include "qapi/qapi-types-common.h"45 #include "qapi/qapi-visit-common.h"46 #include "system/reset.h"47 #include "qemu/guest-random.h"49 #include "kvm-cpus.h"[all …]
13 * names of its contributors may be used to endorse or promote products34 #include "exec/helper-proto.h"35 #include "qemu/error-report.h"36 #include "qemu/qemu-print.h"37 #include "qemu/host-utils.h"56 for (i = 0; i < t->num_opcodes; ++i) { in hash_opcode_translators()57 if (t->opcode[i].op_flags & XTENSA_OP_NAME_ARRAY) { in hash_opcode_translators()58 const char * const *name = t->opcode[i].name; in hash_opcode_translators()63 (void *)(t->opcode + i)); in hash_opcode_translators()67 (void *)t->opcode[i].name, in hash_opcode_translators()[all …]
1 # -*- Mode: Python -*-20 # @protocol: protocol name. Valid names are "vnc", "spice",21 # "@dbus-display" or the name of a character device (e.g. from22 # -chardev id=XXXX)33 # .. qmp-example::35 # -> { "execute": "add_client", "arguments": { "protocol": "vnc",37 # <- { "return": {} }55 # @query-name:63 # .. qmp-example::65 # -> { "execute": "query-name" }[all …]
4 * Copyright (c) 2003-2005 Fabrice Bellard24 #include "qemu/qemu-print.h"25 #include "accel/tcg/cpu-mmu-index.h"26 #include "exec/translation-block.h"27 #include "hw/qdev-properties.h"41 if (scc->parent_phases.hold) { in sparc_cpu_reset_hold()42 scc->parent_phases.hold(obj, type); in sparc_cpu_reset_hold()46 env->cwp = 0; in sparc_cpu_reset_hold()48 env->wim = 1; in sparc_cpu_reset_hold()50 env->regwptr = env->regbase + (env->cwp * 16); in sparc_cpu_reset_hold()[all …]