| /linux-5.10/drivers/gpu/drm/i915/display/ |
| D | vlv_dsi.c | 78 struct drm_encoder *encoder = &intel_dsi->base.base; in vlv_dsi_wait_for_fifo_empty()
79 struct drm_device *dev = encoder->dev; in vlv_dsi_wait_for_fifo_empty()
88 drm_err(&dev_priv->drm, "DPI FIFOs are not empty\n"); in vlv_dsi_wait_for_fifo_empty()
92 i915_reg_t reg, in write_data() argument
100 for (j = 0; j < min_t(u32, len - i, 4); j++) in write_data()
103 intel_de_write(dev_priv, reg, val); in write_data()
108 i915_reg_t reg, in read_data() argument
114 u32 val = intel_de_read(dev_priv, reg); in read_data()
116 for (j = 0; j < min_t(u32, len - i, 4); j++) in read_data()
125 struct drm_device *dev = intel_dsi_host->intel_dsi->base.base.dev; in intel_dsi_host_transfer()
[all …]
|
| /linux-5.10/drivers/scsi/aic7xxx/aicasm/ |
| D | aicasm_gram.y | 20 * 3. Neither the names of the above-listed copyright holders nor the names
225 %left '+' '-'
313 if ($1->type != UNINITIALIZED) {
318 cur_symbol->type = cur_symtype;
328 if (cur_symbol->info.rinfo->valid_bitmask == 0)
329 cur_symbol->info.rinfo->valid_bitmask = 0xFF;
331 if (cur_symbol->info.rinfo->size == 0)
332 cur_symbol->info.rinfo->size = 1;
337 if (cur_symbol->type != REGISTER) {
338 if (cur_symbol->info.rinfo->address == 0)
[all …]
|
| /linux-5.10/arch/arm/mach-omap2/ |
| D | omap_hwmod.c | 1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2009-2011 Nokia Corporation
6 * Copyright (C) 2011-2012 Texas Instruments, Inc.
15 * ------------
21 * TI's documentation, on-chip devices are referred to as "OMAP
26 * Most of the address and data flow between modules is via OCP-based
32 * OMAP hwmod provides a consistent way to describe the on-chip
42 * -----------
54 * +-------------------------------+
57 * +-------------------------------+
[all …]
|
| /linux-5.10/drivers/infiniband/hw/qib/ |
| D | qib_iba7220.c | 2 * Copyright (c) 2011 - 2017 Intel Corporation. All rights reserved.
17 * - Redistributions of source code must retain the above
21 * - Redistributions in binary form must reproduce the above
59 * This file contains almost all the chip-specific register information and
60 * access functions for the QLogic QLogic_IB 7220 PCI-Express chip, with the
64 /* Below uses machine-generated qib_chipnum_regs.h file */
67 /* Use defines to tie machine-generated names to lower-case names */
132 #define CREG_IDX(regname) ((QIB_7220_##regname##_OFFS - \
221 * qib_read_ureg32 - read 32-bit virtualized per-context register
227 * Returns -1 on errors (not distinguishable from valid contents at
[all …]
|
| /linux-5.10/drivers/scsi/aic7xxx/ |
| D | aic7xxx.reg | 4 * Copyright (c) 1994-2001 Justin T. Gibbs.
5 * Copyright (c) 2000-2001 Adaptec Inc.
19 * 3. Neither the names of the above-listed copyright holders nor the names
42 VERSION = "$Id: //depot/aic7xxx/aic7xxx/aic7xxx.reg#40 $"
49 * All page numbers refer to the Adaptec AIC-7770 Data Book available from
50 * Adaptec's Technical Documents Department 1-800-934-2766
65 * SCSI Sequence Control (p. 3-11).
82 * SCSI Transfer Control 0 Register (pp. 3-13).
98 * SCSI Transfer Control 1 Register (pp. 3-14,15).
115 * SCSI Control Signal Read Register (p. 3-15).
[all …]
|
| D | aic79xx.h | 4 * Copyright (c) 1994-2002 Justin T. Gibbs.
5 * Copyright (c) 2000-2002 Adaptec Inc.
19 * 3. Neither the names of the above-listed copyright holders nor the names
78 SCSIID_OUR_ID((scb)->hscb->scsiid)
80 SCSIID_TARGET((ahd), (scb)->hscb->scsiid)
82 SCSIID_CHANNEL(ahd, (scb)->hscb->scsiid)
84 ((scb)->hscb->lun)
92 && (((scb)->flags & SCB_SILENT) != 0))
95 (((scb)->flags & SCB_SILENT) != 0)
103 (tcl & (AHD_NUM_LUNS - 1))
[all …]
|
| /linux-5.10/drivers/net/wireless/intel/iwlwifi/ |
| D | iwl-fh.h | 8 * Copyright(c) 2005 - 2014 Intel Corporation. All rights reserved.
9 * Copyright(c) 2015 - 2017 Intel Deutschland GmbH
10 * Copyright(c) 2018 - 2020 Intel Corporation
26 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
30 * Copyright(c) 2005 - 2014 Intel Corporation. All rights reserved.
31 * Copyright(c) 2015 - 2017 Intel Deutschland GmbH
32 * Copyright(c) 2018 - 2020 Intel Corporation
45 * * Neither the name Intel Corporation nor the names of its
68 #include "iwl-trans.h"
84 * Keep-Warm (KW) buffer base address.
[all …]
|
| /linux-5.10/include/media/ |
| D | v4l2-ioctl.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
8 * Some commonly needed functions for drivers (v4l2-common.o module)
23 * struct v4l2_ioctl_ops - describe operations for each V4L2 ioctl
519 /* Stream type-dependent parameter ioctls */
550 struct v4l2_dbg_register *reg);
552 const struct v4l2_dbg_register *reg);
611 * v4l2_norm_to_name - Ancillary routine to analog TV standard name from its ID.
622 * v4l2_video_std_frame_period - Ancillary routine that fills a
632 * v4l2_video_std_construct - Ancillary routine that fills in the fields of
647 * v4l_video_std_enumstd - Ancillary routine that fills in the fields of
[all …]
|
| /linux-5.10/drivers/media/platform/exynos4-is/ |
| D | media-dev.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * Copyright (C) 2011 - 2013 Samsung Electronics Co., Ltd.
11 #include <linux/clk-provider.h>
27 #include <media/v4l2-async.h>
28 #include <media/v4l2-ctrls.h>
29 #include <media/v4l2-fwnode.h>
30 #include <media/media-device.h>
31 #include <media/drv-intf/exynos-fimc.h>
33 #include "media-dev.h"
34 #include "fimc-core.h"
[all …]
|
| /linux-5.10/drivers/net/wireless/intel/iwlegacy/ |
| D | prph.h | 8 * Copyright(c) 2005 - 2011 Intel Corporation. All rights reserved.
29 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
33 * Copyright(c) 2005 - 2011 Intel Corporation. All rights reserved.
46 * * Neither the name Intel Corporation nor the names of its
106 * processor is sleeping (e.g. for periodic power-saving shutdowns of radio).
119 * The uCode used for open-source drivers includes two programs:
121 * 1) Initialization -- performs hardware calibration and sets up some
128 * 2) Runtime/Protocol -- performs all normal runtime operations. This
170 * Data caching during power-downs:
173 * power-saving modes, or for RFKILL), uCode stores (via PCI busmaster DMA)
[all …]
|
| /linux-5.10/drivers/net/fddi/skfp/ |
| D | pcmplc.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
71 #define GO_STATE(x) (mib->fddiPORTPCMState = (x)|AFLAG)
72 #define ACTIONS_DONE() (mib->fddiPORTPCMState &= ~AFLAG)
90 * symbolic state names
98 * symbolic event names
113 * PCL-S control register
114 * this register in the PLC-S controls the scrambling parameters
125 * PCL-S control register
126 * this register in the PLC-S controls the scrambling parameters
156 #define PLC_MS(m) ((int)((0x10000L-(m*100000L/2048))))
[all …]
|
| /linux-5.10/drivers/net/ethernet/freescale/fman/ |
| D | fman_memac.c | 2 * Copyright 2008-2015 Freescale Semiconductor Inc.
12 * names of its contributors may be used to endorse or promote products
112 #define IF_MODE_MASK 0x00000003 /* 30-31 Mask on i/f mode bits */
113 #define IF_MODE_10G 0x00000000 /* 30-31 10G interface */
114 #define IF_MODE_GMII 0x00000002 /* 30-31 GMII (1G) interface */
117 #define IF_MODE_RGMII_1000 0x00004000 /* 10 - 1000Mbps RGMII */
118 #define IF_MODE_RGMII_100 0x00000000 /* 00 - 100Mbps RGMII */
119 #define IF_MODE_RGMII_10 0x00002000 /* 01 - 10Mbps RGMII */
126 /* 26-31 Hash table address code */
145 #define MEMAC_IEVNT_AN 0x40000000 /* Auto-negotiation */
[all …]
|
| /linux-5.10/drivers/gpu/drm/radeon/ |
| D | r600.c | 49 /* Firmware Names */
103 AVIVO_D2CRTC_H_TOTAL - AVIVO_D1CRTC_H_TOTAL
120 u32 r600_rcu_rreg(struct radeon_device *rdev, u32 reg) in r600_rcu_rreg() argument
125 spin_lock_irqsave(&rdev->rcu_idx_lock, flags); in r600_rcu_rreg()
126 WREG32(R600_RCU_INDEX, ((reg) & 0x1fff)); in r600_rcu_rreg()
128 spin_unlock_irqrestore(&rdev->rcu_idx_lock, flags); in r600_rcu_rreg()
132 void r600_rcu_wreg(struct radeon_device *rdev, u32 reg, u32 v) in r600_rcu_wreg() argument
136 spin_lock_irqsave(&rdev->rcu_idx_lock, flags); in r600_rcu_wreg()
137 WREG32(R600_RCU_INDEX, ((reg) & 0x1fff)); in r600_rcu_wreg()
139 spin_unlock_irqrestore(&rdev->rcu_idx_lock, flags); in r600_rcu_wreg()
[all …]
|
| /linux-5.10/drivers/pci/ |
| D | probe.c | 1 // SPDX-License-Identifier: GPL-2.0
51 if (r->domain_nr == domain_nr) in get_pci_domain_busn_res()
52 return &r->res; in get_pci_domain_busn_res()
58 r->domain_nr = domain_nr; in get_pci_domain_busn_res()
59 r->res.start = 0; in get_pci_domain_busn_res()
60 r->res.end = 0xff; in get_pci_domain_busn_res()
61 r->res.flags = IORESOURCE_BUS | IORESOURCE_PCI_FIXED; in get_pci_domain_busn_res()
63 list_add_tail(&r->list, &pci_domain_busn_res_list); in get_pci_domain_busn_res()
65 return &r->res; in get_pci_domain_busn_res()
92 put_device(pci_bus->bridge); in release_pcibus_dev()
[all …]
|
| /linux-5.10/drivers/net/ethernet/natsemi/ |
| D | natsemi.c | 3 Written/copyright 1999-2001 by Donald Becker.
23 [link no longer provides useful info -jgarzik]
62 /* Updated to recommendations in pci-skeleton v2.03. */
64 /* The user-configurable values.
72 static int debug = -1;
76 /* Maximum number of multicast addresses to filter (vs. rx-all-multicast).
80 /* Set the copy breakpoint for the copy-only-tiny-frames scheme.
101 There are no ill effects from too-large receive rings. */
121 * The nic writes 32-bit values, even if the upper bytes of
122 * a 32-bit value are beyond the end of the buffer.
[all …]
|
| /linux-5.10/arch/powerpc/platforms/powernv/ |
| D | idle.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
15 #include <asm/asm-prototypes.h>
21 #include <asm/code-patching.h>
29 /* Power ISA 3.0 allows for stop states 0x0 - 0xF */
71 * all cpus at boot. Get these reg values of current cpu and use the in pnv_save_sprs_for_deep_states()
162 * 0 - Workaround applied/undone at fastsleep entry/exit path (Default)
163 * 1 - Workaround applied once, never undone.
182 return -EINVAL; in store_fastsleep_workaround_applyonce()
190 * the cores. Do this by- in store_fastsleep_workaround_applyonce()
218 return -EIO; in store_fastsleep_workaround_applyonce()
[all …]
|
| /linux-5.10/drivers/phy/st/ |
| D | phy-miphy28lp.c | 1 // SPDX-License-Identifier: GPL-2.0-only
24 #include <dt-bindings/phy/phy.h>
170 * 0: 30MHz crystal clk - 1: 100MHz ext clk routed through MiPHY1
172 * 1: 30MHz crystal clk - 0: 100MHz ext clk routed through MiPHY1
231 u16 reg; member
237 static char *PHY_TYPE_name[] = { "sata-up", "pcie-up", "", "usb3-up" };
366 void __iomem *base = miphy_phy->base; in miphy28lp_set_reset()
377 /* Bringing the MIPHY-CPU registers out of reset */ in miphy28lp_set_reset()
378 if (miphy_phy->type == PHY_TYPE_PCIE) { in miphy28lp_set_reset()
390 void __iomem *base = miphy_phy->base; in miphy28lp_pll_calibration()
[all …]
|
| /linux-5.10/sound/pci/hda/ |
| D | patch_cirrus.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
65 /* Vendor-specific processing widget */
78 * 1 = digital immediate, analog zero-cross
79 * 2 = digtail & analog soft-ramp
80 * 3 = digital soft-ramp, analog zero-cross
84 #define CS_COEF_ADC_LI_SZC_MODE (3 << 0) /* SZC setup for line-in */
85 /* PGA mode: 0 = differential, 1 = signle-ended */
87 #define CS_COEF_ADC_LI_PGA_MODE (1 << 6) /* PGA setup for line-in */
91 * 1 = zero-cross
92 * 2 = soft-ramp
[all …]
|
| /linux-5.10/drivers/staging/octeon-usb/ |
| D | octeon-hcd.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
11 * Copyright (c) 2003-2010 Cavium Networks (support@cavium.com). All rights
26 * * Neither the name of Cavium Networks nor the names of
54 #define CVMX_USBCXREG1(reg, bid) \ argument
55 (CVMX_ADD_IO_SEG(CVMX_USBCXBASE | reg) + \
57 #define CVMX_USBCXREG2(reg, bid, off) \ argument
58 (CVMX_ADD_IO_SEG(CVMX_USBCXBASE | reg) + \
89 #define CVMX_USBNXREG1(reg, bid) \ argument
90 (CVMX_ADD_IO_SEG(0x0001180068000000ull | reg) + CVMX_USBNXBID1(bid))
91 #define CVMX_USBNXREG2(reg, bid) \ argument
[all …]
|
| /linux-5.10/drivers/hwtracing/coresight/ |
| D | coresight-stm.c | 1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (c) 2015-2016, The Linux Foundation. All rights reserved.
8 * (C) 2014-2015 Pratik Patel <pratikp@codeaurora.org>
12 * (C) 2015-2016 Mathieu Poirier <mathieu.poirier@linaro.org>
16 * (C) 2015-2016 Chunyan Zhang <zhang.chunyan@linaro.org>
24 #include <linux/coresight-stm.h>
33 #include "coresight-priv.h"
85 #define stm_channel_addr(drvdata, ch) (drvdata->chs.base + \
100 * struct channel_space - central management entity for extended ports
114 * struct stm_drvdata - specifics associated to an STM component
[all …]
|
| /linux-5.10/drivers/i2c/ |
| D | i2c-core-base.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * Copyright (C) 1995-99 Simon G. Vogl
10 * Copyright (C) 2013-2017 Wolfram Sang <wsa@kernel.org>
13 #define pr_fmt(fmt) "i2c-core: " fmt
15 #include <dt-bindings/i2c/i2c.h>
17 #include <linux/clk/clk-conf.h>
24 #include <linux/i2c-smbus.h>
43 #include "i2c-core.h"
85 while (id->name[0]) { in i2c_match_id()
86 if (strcmp(client->name, id->name) == 0) in i2c_match_id()
[all …]
|
| /linux-5.10/drivers/phy/qualcomm/ |
| D | phy-qcom-qmp.c | 1 // SPDX-License-Identifier: GPL-2.0
7 #include <linux/clk-provider.h>
23 #include <dt-bindings/phy/phy.h>
25 #include "phy-qcom-qmp.h"
83 * if yes, then offset gives index in the reg-layout
115 /* set of registers with offsets different per-PHY */
1827 /* struct qmp_phy_cfg - per-PHY initialization config */
1829 /* phy-type - PCIE/UFS/USB */
1834 /* Init sequence for PHY blocks - serdes, tx, rx, pcs */
1898 * struct qmp_phy - per-lane phy descriptor
[all …]
|
| /linux-5.10/arch/powerpc/kernel/ |
| D | prom_init.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later
6 * Copyright (C) 1996-2005 Paul Mackerras.
42 #include <asm/asm-prototypes.h>
43 #include <asm/ultravisor-api.h>
68 * On ppc32 we compile with -mrelocatable, which means that references
79 * arguments to call_prom should be 32-bit values.
218 * Error results ... some OF calls will return "-1" on error, some
224 #define PROM_ERROR (-1u)
238 return c1 < c2 ? -1 : 1; in prom_strcmp()
262 return c1 < c2 ? -1 : 1; in prom_strncmp()
[all …]
|
| /linux-5.10/sound/soc/samsung/ |
| D | i2s.c | 1 // SPDX-License-Identifier: GPL-2.0
3 // ALSA SoC Audio Layer - Samsung I2S Controller driver
8 #include <dt-bindings/sound/samsung-i2s.h>
12 #include <linux/clk-provider.h>
23 #include <linux/platform_data/asoc-s3c.h>
28 #include "i2s-regs.h"
133 return i2s->drv->id == SAMSUNG_I2S_ID_SECONDARY; in is_secondary()
144 active = readl(i2s->priv->addr + I2SCON); in tx_active()
157 return i2s->pri_dai ? : i2s->sec_dai; in get_other_dai()
182 active = readl(i2s->priv->addr + I2SCON) & CON_RXDMA_ACTIVE; in rx_active()
[all …]
|
| /linux-5.10/drivers/edac/ |
| D | i5400_edac.c | 18 * Intel 5400 Chipset Memory Controller Hub (MCH) - Datasheet
21 * This Memory Controller manages DDR2 FB-DIMMs. It has 2 branches, each with
22 * 2 channels operating in lockstep no-mirror mode. Each channel can have up to
68 #define AMBASE 0x48 /* AMB Mem Mapped Reg Region Base */
83 #define FERR_FAT_FBDCHAN (3<<28) /* channel index where the highest-order error occurred */
88 /* Non-fatal error register */
140 * Error masks are according with Table 5-17 of i5400 datasheet
144 EMASK_M1 = 1<<0, /* Memory Write error on non-redundant retry */
145 EMASK_M2 = 1<<1, /* Memory or FB-DIMM configuration CRC read error */
148 EMASK_M5 = 1<<4, /* Aliased Uncorrectable Non-Mirrored Demand Data ECC */
[all …]
|