Home
last modified time | relevance | path

Searched full:on (Results 2801 – 2825 of 3118) sorted by relevance

1...<<111112113114115116117118119120>>...125

/qemu/include/block/
H A Dblock-io.h318 * write on @dst as if bdrv_co_pwrite_zeroes is
/qemu/target/loongarch/
H A Dcpu.h48 #define FCSR0_RM 8 /* Round Mode bit num on fcsr0 */
/qemu/accel/tcg/
H A Dplugin-gen.c57 * freed later on, and (2) point CPUState.neg.plugin_mem_cbs to the in gen_enable_mem_helper()
/qemu/scripts/codeconverter/codeconverter/
H A Dqom_macros.py323 # here the available data depends on the checker macro being called:
325 # - depending on the macro type, we know the class type name, or
/qemu/pc-bios/s390-ccw/
H A Dbootmap.c196 * retry as CCW-IPL, otherwise abort on error in load_eckd_segments()
1025 puts("No suitable boot entry found on ISO-9660 media!"); in ipl_iso_el_torito()
/qemu/hw/vfio/
H A Dlistener.c12 * Based on qemu-kvm device-assignment:
455 "on BARs are not supported.\n", vbasedev->name); in vfio_device_error_append()
/qemu/hw/net/can/
H A Dxlnx-versal-canfd.c4 * This implementation is based on the following datasheet:
11 * Based on QEMU CANFD Device emulation implemented by Jin Yang, Deniz Eren and
1767 /* No action required on the timer rollover. */ in xlnx_versal_canfd_ptimer_cb()
1832 * XlnxVersalCANFDState is in sleep mode. Any data on bus will bring in canfd_xilinx_receive()
/qemu/hw/net/
H A Dvmxnet3.c231 * This depends on the type of interrupt used. For INTX interrupt line will
786 * If there is no free descriptors on head/body ring or next free in vmxnet3_get_next_body_rx_descr()
2056 /* Windows guest will query the address that was set on init */ in vmxnet3_net_init()
2216 * is a programming error. Fall back to INTx silently on -ENOTSUP */ in vmxnet3_pci_realize()
/qemu/tcg/
H A Dtcg.c465 * Move or extend @src into @dst, depending on @src_ext and the types.
518 /* Minor variations on a theme, using a structure. */
692 /* Insertion sort on the pool. */ in new_pool_insert()
718 /* For v64 or v128, depending on the host. */
730 /* For v128 or v256, depending on the host. */
968 * based on any of @type, @flags, or host isa.
1596 * follow the parameters on the stack. in layout_arg_by_ref()
1865 * sure that TBs and code are on different cache lines.
4080 * filled in below. For args that will be on the stack, in liveness_pass_1()
4436 /* No effect on globals. */ in liveness_pass_2()
[all …]
/qemu/pc-bios/
HDopenbios-ppcIBM PPS Model 6015 | WH | k | W  |& k K { @ @ @ { ...
HDhppa-firmware.img ... PDC_INITIATOR PDC_LINK Off Fault Test Initialize Shutdown Warning Run All On SHA1 SHA256 SHA384 SHA512 SM3-256 SHA3-256 ...
/qemu/tcg/ppc/
H A Dtcg-target.c.inc28 * Standardize on the _CALL_FOO symbols used by GCC:
2241 don't have to spend too much effort on building the toc. */
2464 * Load the TLB addend for use on the fast path.
2475 * We don't support unaligned accesses on 32-bits.
2477 * failure on unaligned accesses.
2958 * Note that the CA bit is defined based on the word size of the
3441 /* Recall that the CA bit is defined based on the host word size. */
3907 /* Fail, so that we fall back on either dupm or mov+dup. */
/qemu/tests/bench/
H A Dqht-bench.c278 qht_mode & QHT_MODE_AUTO_RESIZE ? "on" : "off"); in pr_params()
/qemu/target/hppa/
H A Dfpu_helper.c59 * propagation rule for 2-operand operations. Testing on real hardware in HELPER()
/qemu/target/hexagon/
H A Dfma_emu.c163 * On the add/sub, we need to be able to shift out lots of bits, but need a
/qemu/hw/char/
H A Dibex_uart.c455 /* recompute uart's speed on clock change */ in ibex_uart_clk_update()
/qemu/include/hw/pci-host/
H A Dpnv_phb4_regs.h440 * IODA3 on-chip tables
/qemu/tests/qtest/
H A Dpnv-host-i2c-test.c425 /* Now do a forced "immediate" reset on all engines */ in test_host_i2c()
/qemu/tests/qemu-iotests/
H A D122101 # end of the backing file on the target as well, so we do not need to
/qemu/hw/ide/
H A Dmacio.c292 * interrupt. MacOS X relies on this and will hang if in pmac_ide_read()
/qemu/target/xtensa/
H A Dcpu.h23 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
/qemu/hw/tpm/
H A Dtpm_tis_i2c.c151 * Generate interface capability based on what is returned by TIS and what is
/qemu/include/disas/
H A Ddis-asm.h359 the number of bytes objdump should display on a single line. If
/qemu/scripts/coverity-scan/
H A Drun-coverity-scan415 # accidentally reduce the scope of the analysis by doing the build on
/qemu/hw/pci/
H A Dpci_bridge.c277 /* Trigger hot reset on 0->1 transition. */ in pci_bridge_write_config()

1...<<111112113114115116117118119120>>...125