Home
last modified time | relevance | path

Searched +full:led +full:- +full:1 (Results 1 – 25 of 45) sorted by relevance

12

/qemu/hw/gpio/
H A Dpca9552.c2 * PCA9552 I2C LED blinker
4 * https://www.nxp.com/docs/en/application-note/AN264.pdf
6 * Copyright (c) 2017-2018, IBM Corporation.
7 * Copyright (c) 2020 Philippe Mathieu-Daudé
10 * later. See the COPYING file in the top-level directory.
17 #include "hw/qdev-properties.h"
55 uint8_t shift = (pin % 4) << 1; in pca955x_pin_get_config()
57 return extract32(s->regs[reg], shift, 2); in pca955x_pin_get_config()
63 return (s->regs[PCA9552_INPUT1] << 8) | s->regs[PCA9552_INPUT0]; in pca955x_pins_get_status()
79 char buf[PCA955X_PIN_COUNT_MAX + 1]; in pca955x_display_pins_status()
[all …]
/qemu/include/hw/misc/
H A Dled.h2 * QEMU single LED device
4 * Copyright (C) 2020 Philippe Mathieu-Daudé <f4bug@amsat.org>
6 * SPDX-License-Identifier: GPL-2.0-or-later
12 #include "hw/qdev-core.h"
14 #define TYPE_LED "led"
17 * LEDColor: Color of a LED
19 * This set is restricted to physically available LED colors.
21 * LED colors from 'Table 1. Product performance of LUXEON Rebel Color
23 * https://www.lumileds.com/products/color-leds/luxeon-rebel-color/
48 * Determines whether a GPIO is using a positive (active-high)
[all …]
/qemu/hw/display/
H A Ddm163.c2 * QEMU DM163 8x3-channel constant current led driver
6 * Copyright (C) 2024 Arnaud Minier <arnaud.minier@telecom-paris.fr>
7 * Copyright (C) 2024 Inès Varhol <ines.varhol@telecom-paris.fr>
9 * SPDX-License-Identifier: GPL-2.0-or-later
14 * http://www.siti.com.tw/product/spec/LED/DM163.pdf
21 #include "hw/qdev-properties.h"
29 #define TURNED_OFF_ROW (COLOR_BUFFER_SIZE - 1)
33 .version_id = 1,
34 .minimum_version_id = 1,
61 s->sin = 0; in dm163_reset_hold()
[all …]
H A Djazz_led.c2 * QEMU JAZZ LED emulator.
4 * Copyright (c) 2007-2012 Herve Poussineau
35 REDRAW_NONE = 0, REDRAW_SEGMENTS = 1, REDRAW_BACKGROUND = 2,
38 #define TYPE_JAZZ_LED "jazz-led"
56 val = s->segments; in jazz_led_read()
70 s->segments = new_val; in jazz_led_write()
71 s->state |= REDRAW_SEGMENTS; in jazz_led_write()
78 .impl.min_access_size = 1,
79 .impl.max_access_size = 1,
95 case 1: in draw_horizontal_line()
[all …]
/qemu/docs/interop/
H A Dvnc-ledstate-pseudo-encoding.rst1 VNC LED state Pseudo-encoding
5 ------------
7 This document describes the Pseudo-encoding of LED state for RFB which
10 http://tigervnc.svn.sourceforge.net/viewvc/tigervnc/rfbproto/rfbproto.rst?content-type=text/plain
13 between the lock keys notification LED on the computer running the VNC
17 To solve this problem it attempts to add LED state Pseudo-encoding
18 extension to VNC protocol to deal with setting LED state.
20 Pseudo-encoding
21 ---------------
23 This Pseudo-encoding requested by client declares to server that it supports
[all …]
/qemu/hw/misc/
H A Dled.c2 * QEMU single LED device
4 * Copyright (C) 2020 Philippe Mathieu-Daudé <f4bug@amsat.org>
6 * SPDX-License-Identifier: GPL-2.0-or-later
11 #include "hw/qdev-properties.h"
12 #include "hw/misc/led.h"
43 trace_led_set_intensity(s->description, s->color, intensity_percent); in led_set_intensity()
44 if (intensity_percent != s->intensity_percent) { in led_set_intensity()
45 trace_led_change_intensity(s->description, s->color, in led_set_intensity()
46 s->intensity_percent, intensity_percent); in led_set_intensity()
48 s->intensity_percent = intensity_percent; in led_set_intensity()
[all …]
H A Dmps2-scc.c29 #include "hw/misc/mps2-scc.h"
30 #include "hw/misc/led.h"
31 #include "hw/qdev-properties.h"
48 FIELD(CFGCTRL, WRITE, 30, 1)
49 FIELD(CFGCTRL, START, 31, 1)
51 FIELD(CFGSTAT, DONE, 0, 1)
52 FIELD(CFGSTAT, ERROR, 1, 1)
60 return extract32(s->id, 4, 8); in scc_partno()
116 if (function != 1 || device >= s->num_oscclk) { in scc_cfg_write()
123 s->oscclk[device] = value; in scc_cfg_write()
[all …]
H A Dmps2-fpgaio.c26 #include "hw/misc/mps2-fpgaio.h"
27 #include "hw/misc/led.h"
28 #include "hw/qdev-properties.h"
44 return muldiv64(now - tick_offset, frq, NANOSECONDS_PER_SECOND); in counter_from_tickoff()
49 return now - muldiv64(count, NANOSECONDS_PER_SECOND, frq); in tickoff_from_counter()
55 * Update s->counter and s->pscntr to their true current values in resync_counter()
60 int64_t elapsed = now - s->pscntr_sync_ticks; in resync_counter()
66 uint64_t ticks = muldiv64(elapsed, s->prescale_clk, NANOSECONDS_PER_SECOND); in resync_counter()
70 * PSCNTR reloads from PRESCALE one tick-period after it hits zero, in resync_counter()
76 } else if (ticks < s->pscntr) { in resync_counter()
[all …]
H A Darm_integrator_debug.c2 * LED, Switch and Debug control registers for ARM Integrator Boards
9 …//developer.arm.com/documentation/dui0159/b/peripherals-and-interfaces/debug-leds-and-dip-switch-i…
14 * See the COPYING file in the top-level directory.
37 case 1: /* LEDS */ in intdbg_control_read()
55 case 1: /* ALPHA */ in intdbg_control_write()
83 memory_region_init_io(&s->iomem, obj, &intdbg_control_ops, in intdbg_control_init()
84 NULL, "dbg-leds", 0x1000000); in intdbg_control_init()
85 sysbus_init_mmio(sd, &s->iomem); in intdbg_control_init()
H A Dtrace-events3 # allwinner-cpucfg.c
8 # allwinner-h3-dramc.c
18 # allwinner-r40-dramc.c
32 # allwinner-sid.c
36 # allwinner-sramc.c
55 ecc_mem_writel_ecr0(uint32_t val) "Write event count 1 0x%08x"
62 ecc_mem_readl_mfar1(uint32_t ret) "Read memory fault address 1 0x%08x"
64 ecc_mem_readl_ecr0(uint32_t ret) "Read event count 1 0x%08x"
90 slavio_led_mem_writew(uint32_t val) "Write diagnostic LED 0x%04x"
91 slavio_led_mem_readw(uint32_t ret) "Read diagnostic LED 0x%04x"
[all …]
/qemu/hw/arm/
H A Dkzm.c5 * Written by Hans at OK-Labs
12 * KZM-ARM11-01 evaluation board, with a Freescale
18 #include "hw/arm/fsl-imx31.h"
21 #include "qemu/error-report.h"
22 #include "system/address-spaces.h"
25 #include "hw/char/serial-mm.h"
31 * 0x00000000-0x7fffffff See i.MX31 SOC for support
32 * 0x80000000-0x8fffffff RAM EMULATED
33 * 0x90000000-0x9fffffff RAM EMULATED
34 * 0xa0000000-0xafffffff Flash IGNORED
[all …]
/qemu/hw/net/
H A De1000_regs.h4 Copyright(c) 1999 - 2006 Intel Corporation.
23 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
24 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
37 #define E1000_ITR 0x000C4 /* Interrupt Throttling Rate - RW */
38 #define E1000_EIAC 0x000DC /* Ext. Interrupt Auto Clear - RW */
39 #define E1000_IVAR 0x000E4 /* Interrupt Vector Allocation Register - RW */
40 #define E1000_EITR 0x000E8 /* Extended Interrupt Throttling Rate - RW */
41 #define E1000_RDBAL1 0x02900 /* RX Descriptor Base Address Low (1) - RW */
42 #define E1000_RDBAH1 0x02904 /* RX Descriptor Base Address High (1) - RW */
43 #define E1000_RDLEN1 0x02908 /* RX Descriptor Length (1) - RW */
[all …]
/qemu/hw/input/
H A Dhid.c77 return hs->n > 0 || hs->idle_pending; in hid_has_events()
84 hs->idle_pending = true; in hid_idle_timer()
85 hs->event(hs); in hid_idle_timer()
90 if (hs->idle_timer) { in hid_del_idle_timer()
91 timer_free(hs->idle_timer); in hid_del_idle_timer()
92 hs->idle_timer = NULL; in hid_del_idle_timer()
98 if (hs->idle) { in hid_set_next_idle()
100 NANOSECONDS_PER_SECOND * hs->idle * 4 / 1000; in hid_set_next_idle()
101 if (!hs->idle_timer) { in hid_set_next_idle()
102 hs->idle_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, hid_idle_timer, hs); in hid_set_next_idle()
[all …]
H A Dadb-kbd.c30 #include "hw/input/adb-keys.h"
31 #include "adb-internal.h"
182 if (s->count < sizeof(s->data)) { in adb_kbd_put_keycode()
183 s->data[s->wptr] = keycode; in adb_kbd_put_keycode()
184 if (++s->wptr == sizeof(s->data)) { in adb_kbd_put_keycode()
185 s->wptr = 0; in adb_kbd_put_keycode()
187 s->count++; in adb_kbd_put_keycode()
196 if (s->count == 0) { in adb_kbd_poll()
199 keycode = s->data[s->rptr]; in adb_kbd_poll()
200 s->rptr++; in adb_kbd_poll()
[all …]
/qemu/hw/pci/
H A Dshpc.c3 #include "qemu/host-utils.h"
5 #include "qemu/error-report.h"
7 #include "migration/qemu-file-types.h"
17 /* TODO: remove fully only on state DISABLED and LED off.
22 #define SHPC_SLOTS_33 0x04 /* 4 bytes. Also encodes PCI-X slots. */
24 #define SHPC_NSLOTS 0x0C /* 1 byte */
25 #define SHPC_FIRST_DEV 0x0D /* 1 byte */
35 #define SHPC_MSI_CTL 0x12 /* 1 byte */
36 #define SHPC_PROG_IFC 0x13 /* 1 byte */
38 #define SHPC_CMD_CODE 0x14 /* 1 byte */
[all …]
/qemu/include/hw/gpio/
H A Dpca9552_regs.h2 * PCA9552 I2C LED blinker registers
4 * Copyright (c) 2017-2018, IBM Corporation.
7 * later. See the COPYING file in the top-level directory.
16 #define PCA9552_INPUT1 1 /* read only input register 1 */
19 #define PCA9552_PSC1 4 /* read/write frequency prescaler 1 */
20 #define PCA9552_PWM1 5 /* read/write PWM register 1 */
27 * Bit [4] is used to activate the Auto-Increment option of the
30 #define PCA9552_AUTOINC (1 << 4)
/qemu/include/hw/display/
H A Ddm163.h2 * QEMU DM163 8x3-channel constant current led driver
6 * Copyright (C) 2024 Arnaud Minier <arnaud.minier@telecom-paris.fr>
7 * Copyright (C) 2024 Inès Varhol <ines.varhol@telecom-paris.fr>
9 * SPDX-License-Identifier: GPL-2.0-or-later
16 #include "hw/qdev-core.h"
25 #define COLOR_BUFFER_SIZE (RGB_MATRIX_NUM_ROWS + 1)
/qemu/docs/system/arm/
H A Db-l475e-iot01a.rst1 B-L475E-IOT01A IoT Node (``b-l475e-iot01a``)
4 The B-L475E-IOT01A IoT Node uses the STM32L475VG SoC which is based on
5 ARM Cortex-M4F core. It is part of STMicroelectronics
7 ultra-low power series. The STM32L4x5 chip runs at up to 80 MHz and
8 integrates 128 KiB of SRAM and up to 1MiB of Flash. The B-L475E-IOT01A board
15 Currently B-L475E-IOT01A machines support the following devices:
17 - Cortex-M4F based STM32L4x5 SoC
18 - STM32L4x5 EXTI (Extended interrupts and events controller)
19 - STM32L4x5 SYSCFG (System configuration controller)
20 - STM32L4x5 RCC (Reset and clock control)
[all …]
/qemu/tests/qtest/
H A Dpca9552-test.c2 * QTest testcase for the PCA9552 LED blinker
4 * Copyright (c) 2017-2018, IBM Corporation.
7 * See the COPYING file in the top-level directory.
17 #define PCA9552_TEST_ID "pca9552-test"
35 qi2c_send(i2cdev, &reg, 1); in receive_autoinc()
38 qi2c_recv(i2cdev, &resp, 1); in receive_autoinc()
42 qi2c_recv(i2cdev, &resp, 1); in receive_autoinc()
46 qi2c_recv(i2cdev, &resp, 1); in receive_autoinc()
50 qi2c_recv(i2cdev, &resp, 1); in receive_autoinc()
88 qos_node_consumes("pca9552", "i2c-bus", &opts); in pca9552_register_nodes()
[all …]
/qemu/hw/m68k/
H A Dnext-cube.c5 * Copyright (c) 2024 Mark Cave-Ayland
15 #include "exec/cpu-interrupt.h"
19 #include "hw/m68k/next-cube.h"
28 #include "hw/qdev-properties.h"
30 #include "qemu/error-report.h"
48 #define TYPE_NEXT_RTC "next-rtc"
66 #define TYPE_NEXT_SCSI "next-scsi"
82 #define TYPE_NEXT_PC "next-pc"
102 uint32_t led; member
133 #define TYPE_NEXT_MACHINE MACHINE_TYPE_NAME("next-cube")
[all …]
/qemu/hw/pci-bridge/
H A Dgen_pcie_root_port.c10 * See the COPYING file in the top-level directory.
18 #include "hw/qdev-properties.h"
19 #include "hw/qdev-properties-system.h"
23 #define TYPE_GEN_PCIE_ROOT_PORT "pcie-root-port"
30 #define GEN_PCIE_ROOT_PORT_MSIX_NR_VECTOR 1
56 assert(rc == -ENOTSUP); in gen_rp_interrupts_init()
73 return rp->migrate_msix; in gen_rp_test_migrate_msix()
84 rpc->parent_realize(dev, &local_err); in gen_rp_realize()
91 * reserving IO space led to worse issues in 6.1, when this hunk was in gen_rp_realize()
95 if (s->hide_native_hotplug_cap && grp->res_reserve.io == -1 && s->hotplug) { in gen_rp_realize()
[all …]
/qemu/hw/mips/
H A Djazz.c4 * Copyright (c) 2007-2008 Hervé Poussineau
31 #include "hw/char/serial-mm.h"
43 #include "hw/display/bochs-vbe.h"
50 #include "qemu/error-report.h"
53 #include "accel/tcg/cpu-ops.h"
73 MEMTXATTRS_UNSPECIFIED, &val, 1); in rtc_read()
82 MEMTXATTRS_UNSPECIFIED, &buf, 1); in rtc_write()
145 prom[i] = nd->macaddr.a[i]; in mips_jazz_init_net()
148 checksum = (checksum + 1) & 0xff; in mips_jazz_init_net()
151 prom[7] = 0xff - checksum; in mips_jazz_init_net()
[all …]
/qemu/tests/qtest/fuzz/
H A Dvirtio_net_fuzz.c2 * virtio-net Fuzzing Target
10 * See the COPYING file in the top-level directory.
15 #include "standard-headers/linux/virtio_config.h"
17 #include "tests/qtest/libqos/virtio-net.h"
24 #define QVIRTIO_TX_VQ 1
46 QVirtioDevice *dev = net_if->vdev; in virtio_net_fuzz_multi()
52 Size -= sizeof(vqa); in virtio_net_fuzz_multi()
54 q = net_if->queues[vqa.queue % 3]; in virtio_net_fuzz_multi()
70 * trivial asserion failure on zero-zied buffer in virtio_net_fuzz_multi()
90 * must manually run the main-loop for all the bhs to run, we use in virtio_net_fuzz_multi()
[all …]
/qemu/tests/qemu-iotests/
H A D2834 # Test for copy-before-write filter permission conflict
34 copy-before-write filter so it can copy all data to the target before it is
35 changed. copy-before-write filter is appended above source node, to achieve
37 side parents of source sub-tree with write permission is unsupported (we'd have
38 append several copy-before-write filter like nodes to handle such parents). The
40 not allowed (blockdev-backup command should fail).
60 copy-before-write filter wants to unshare write permission on its source child.
61 Write unsharing will be propagated to the "source->base" link and will conflict
69 preceding this test creation), starting backup on such configuration led to
77 vm.qmp_log('blockdev-add', **{
[all …]
/qemu/include/hw/ppc/
H A Dspapr_drc.h10 * See the COPYING file in the top-level directory.
19 #include "hw/qdev-core.h"
22 #define TYPE_SPAPR_DR_CONNECTOR "spapr-dr-connector"
31 #define TYPE_SPAPR_DRC_PHYSICAL "spapr-drc-physical"
35 #define TYPE_SPAPR_DRC_LOGICAL "spapr-drc-logical"
37 #define TYPE_SPAPR_DRC_CPU "spapr-drc-cpu"
39 #define TYPE_SPAPR_DRC_PCI "spapr-drc-pci"
41 #define TYPE_SPAPR_DRC_LMB "spapr-drc-lmb"
43 #define TYPE_SPAPR_DRC_PHB "spapr-drc-phb"
45 #define TYPE_SPAPR_DRC_PMEM "spapr-drc-pmem"
[all …]

12