Searched full:24000000 (Results 1 – 17 of 17) sorted by relevance
/qemu/hw/misc/ |
H A D | arm_sysctl.c | 110 s->mb_clock[2] = 24000000; /* IO FPGA peripheral clock: 24MHz */ in arm_sysctl_reset() 111 s->mb_clock[3] = 24000000; /* IO FPGA reserved clock: 24MHz */ in arm_sysctl_reset() 112 s->mb_clock[4] = 24000000; /* System bus global clock: 24MHz */ in arm_sysctl_reset() 113 s->mb_clock[5] = 24000000; /* IO FPGA reserved clock: 24MHz */ in arm_sysctl_reset() 178 return muldiv64(qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL), 24000000, in arm_sysctl_read()
|
H A D | imx6_ccm.c | 232 #define CKIH_FREQ 24000000 /* 24MHz crystal input */ 247 uint64_t freq = 24000000; in imx6_analog_get_pll2_clk() 365 freq = 24000000; in imx6_ccm_get_clock_frequency() 368 freq = 24000000 / 8; in imx6_ccm_get_clock_frequency()
|
H A D | imx25_ccm.c | 98 #define CKIH_FREQ 24000000 /* 24MHz crystal input */
|
H A D | imx7_ccm.c | 21 #define CKIH_FREQ 24000000 /* 24MHz crystal input */
|
H A D | imx6ul_ccm.c | 282 #define CKIH_FREQ 24000000 /* 24MHz crystal input */
|
H A D | aspeed_scu.c | 459 return 24000000; in aspeed_scu_get_clkin()
|
H A D | stm32l4x5_rcc.c | 392 4000000, 8000000, 16000000, 24000000, 32000000, 48000000 in rcc_update_msi()
|
/qemu/hw/arm/ |
H A D | stm32vldiscovery.c | 38 #define SYSCLK_FRQ 24000000ULL
|
H A D | cubieboard.c | 70 if (!object_property_set_int(OBJECT(&a10->timer), "clk1-freq", 24000000, in cubieboard_init()
|
H A D | mps3r.c | 192 24000000, /* 24MHz reference for RTC and timers */
|
H A D | mps2-tz.c | 201 24000000,
|
H A D | virt.c | 323 qemu_fdt_setprop_cell(fdt, "/apb-pclk", "clock-frequency", 24000000); in create_fdt()
|
/qemu/hw/timer/ |
H A D | exynos4210_pwm.c | 161 s->timer[id].freq = 24000000 / in exynos4210_pwm_update_freq() 165 s->timer[id].freq = 24000000 / in exynos4210_pwm_update_freq()
|
H A D | exynos4210_mct.c | 1004 s->freq = 24000000 / in exynos4210_mct_update_freq()
|
/qemu/hw/watchdog/ |
H A D | wdt_aspeed.c | 282 #define PCLK_HZ 24000000
|
/qemu/hw/char/ |
H A D | exynos4210_uart.c | 370 uclk_rate = 24000000; in exynos4210_uart_update_parameters()
|
/qemu/include/libdecnumber/ |
H A D | decDPD.h | 628 21000000, 22000000, 23000000, 24000000, 25000000, 26000000, 27000000,
|