883cc6c5 | 12-Dec-2024 |
Philippe Mathieu-Daudé <philmd@linaro.org> |
qemu/atomic: Rename atomic128-ldst.h headers using .h.inc suffix
Since commit 139c1837db ("meson: rename included C source files to .c.inc"), QEMU standard procedure for included C files is to use *
qemu/atomic: Rename atomic128-ldst.h headers using .h.inc suffix
Since commit 139c1837db ("meson: rename included C source files to .c.inc"), QEMU standard procedure for included C files is to use *.c.inc.
Besides, since commit 6a0057aa22 ("docs/devel: make a statement about includes") this is documented in the Coding Style:
If you do use template header files they should be named with the ``.c.inc`` or ``.h.inc`` suffix to make it clear they are being included for expansion.
Therefore rename 'atomic128-ldst.h' as 'atomic128-ldst.h.inc'.
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-ID: <20241212141018.59428-3-philmd@linaro.org>
show more ...
|
a96a4987 | 06-Jun-2024 |
Richard Henderson <richard.henderson@linaro.org> |
util/bufferiszero: Add loongarch64 vector acceleration
Use inline assembly because no release compiler allows per-function selection of the ISA.
Tested-by: Bibo Mao <maobibo@loongson.cn> Signed-off
util/bufferiszero: Add loongarch64 vector acceleration
Use inline assembly because no release compiler allows per-function selection of the ISA.
Tested-by: Bibo Mao <maobibo@loongson.cn> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
show more ...
|
45ccdbcb | 31-May-2024 |
Paolo Bonzini <pbonzini@redhat.com> |
host/i386: assume presence of POPCNT
QEMU now requires an x86-64-v2 host, which has the POPCNT instruction. Use it freely in TCG-generated code.
Reviewed-by: Richard Henderson <richard.henderson@li
host/i386: assume presence of POPCNT
QEMU now requires an x86-64-v2 host, which has the POPCNT instruction. Use it freely in TCG-generated code.
Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
show more ...
|
b1823689 | 31-May-2024 |
Paolo Bonzini <pbonzini@redhat.com> |
host/i386: assume presence of SSE2
QEMU now requires an x86-64-v2 host, which has SSE2. Use it freely in buffer_is_zero.
Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by:
host/i386: assume presence of SSE2
QEMU now requires an x86-64-v2 host, which has SSE2. Use it freely in buffer_is_zero.
Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
show more ...
|
e68e97ce | 31-May-2024 |
Paolo Bonzini <pbonzini@redhat.com> |
host/i386: assume presence of CMOV
QEMU now requires an x86-64-v2 host, which always has CMOV. Use it freely in TCG generated code.
Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Sig
host/i386: assume presence of CMOV
QEMU now requires an x86-64-v2 host, which always has CMOV. Use it freely in TCG generated code.
Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
show more ...
|
adc8467e | 16-Sep-2023 |
Richard Henderson <richard.henderson@linaro.org> |
host/include/loongarch64: Add atomic16 load and store
While loongarch64 does not have a 128-bit cmpxchg, it does have 128-bit atomic load and store via the vector unit.
Signed-off-by: Richard Hende
host/include/loongarch64: Add atomic16 load and store
While loongarch64 does not have a 128-bit cmpxchg, it does have 128-bit atomic load and store via the vector unit.
Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20230916220151.526140-6-richard.henderson@linaro.org>
show more ...
|
055c9901 | 12-Jul-2023 |
Richard Henderson <richard.henderson@linaro.org> |
host/include/aarch64: Implement clmul.h
Detect PMULL in cpuinfo; implement the accel hook.
Acked-by: Ard Biesheuvel <ardb@kernel.org> Tested-by: Ard Biesheuvel <ardb@kernel.org> Reviewed-by: Philip
host/include/aarch64: Implement clmul.h
Detect PMULL in cpuinfo; implement the accel hook.
Acked-by: Ard Biesheuvel <ardb@kernel.org> Tested-by: Ard Biesheuvel <ardb@kernel.org> Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
show more ...
|