Home
last modified time | relevance | path

Searched full:strapped (Results 1 – 23 of 23) sorted by relevance

/linux/Documentation/iio/
H A Dad7191.rst24 The driver supports both pin-strapped and GPIO-controlled configurations for ODR
26 configurations are mutually exclusive - you must use either pin-strapped or GPIO
35 - For pin-strapped configuration, specify the "adi,odr-value" property in the
51 - For pin-strapped configuration, specify the "adi,pga-value" property in the
/linux/Documentation/devicetree/bindings/net/
H A Dti,dp83822.yaml36 This property is only applicable if the fiber mode support is strapped
44 Fiber mode support can also be strapped. If the strap pin is not set
46 If the fiber mode is not strapped then signal detection for the PHY
H A Dti,dp83867.yaml103 This denotes the fact that the board has RX_DV/RX_CTRL pin strapped in
105 software needs to take when this pin is strapped in these modes.
/linux/Documentation/devicetree/bindings/mfd/
H A Drohm,bd9571mwv.yaml53 power switch (the RSTBMODE pin is strapped low).
59 power switch (the RSTBMODE pin is strapped high).
/linux/Documentation/devicetree/bindings/pci/
H A Dfsl,mpc8xxx-pci.yaml57 Typically any Freescale PCI-X bridge hardware strapped into Agent mode is
63 despite being strapped into Agent mode.
/linux/Documentation/devicetree/bindings/iio/adc/
H A Dadi,ad7191.yaml62 Should be present if ODR pins are pin-strapped. Possible values:
80 Should be present if PGA pins are pin-strapped. Possible values:
/linux/Documentation/devicetree/bindings/mtd/
H A Djedec,spi-nor.yaml84 strapped to LOW, the status register nonvolatile bits become read-only and
90 the SRWD bit while writing the status register. WP# signal hard strapped to GND
/linux/drivers/net/phy/
H A Ddp83867.c646 /* For non-OF device, the RX and TX ID values are either strapped in dp83867_of_init()
716 /* Force speed optimization for the PHY even if it strapped */ in dp83867_config_init()
722 /* RX_DV/RX_CTRL strapped in mode 1 or mode 2 workaround */ in dp83867_config_init()
849 * not strapped to mode 3 or 4 in HW. This is required for SGMII in dp83867_config_init()
H A Ddp83822.c815 * SD_EN pins are strapped. Signal detection can only enabled if FX_EN in dp83822_of_init()
816 * is strapped otherwise signal detection is disabled for the PHY. in dp83822_of_init()
H A Ddp83869.c808 /* Force speed optimization for the PHY even if it strapped */ in dp83869_config_init()
/linux/drivers/usb/cdns3/
H A Ddrd.c464 dev_dbg(cdns->dev, "Controller strapped to HOST\n"); in cdns_drd_init()
470 dev_dbg(cdns->dev, "Controller strapped to PERIPHERAL\n"); in cdns_drd_init()
/linux/drivers/net/dsa/mv88e6xxx/
H A Dsmi.c14 * (ADDR[0] is always zero, thus only even SMI addresses can be strapped).
/linux/drivers/watchdog/
H A Dbcm7038_wdt.c40 /* MIPS chips strapped for BE will automagically configure the in bcm7038_wdt_write()
/linux/drivers/char/hw_random/
H A Dbcm2835-rng.c45 /* MIPS chips strapped for BE will automagically configure the in rng_readl()
/linux/drivers/irqchip/
H A Dirq-bcm7120-l2.c270 /* MIPS chips strapped for BE will automagically configure the in bcm7120_l2_intc_probe()
/linux/drivers/mtd/spi-nor/
H A Dswp.c223 * WP# pin hard strapped to GND can be a valid use case. in spi_nor_sr_lock()
/linux/sound/soc/codecs/
H A Dzl38060.c14 // - chip must be strapped for "host boot": in this mode, firmware will be
/linux/drivers/net/ethernet/broadcom/genet/
H A Dbcmgenet.h701 /* MIPS chips strapped for BE will automagically configure the \
H A Dbcmgenet.c71 /* MIPS chips strapped for BE will automagically configure the in bcmgenet_writel()
/linux/drivers/edac/
H A Di5100_edac.c1003 /* figure out how many ranks, from strapped state of 48GB_Mode input */ in i5100_init_one()
/linux/sound/oss/dmasound/
H A Ddmasound_core.c580 /* FIXME: I think that this may be the wrong behaviour when we get strapped in sq_write()
/linux/drivers/gpu/drm/bridge/
H A Dtda998x_drv.c1915 * is at the TDA9950 address, with the address pins strapped across in tda998x_create()
/linux/drivers/net/usb/
H A Dlan78xx.c2623 "PHY driver not found – assuming RGMII delays are on PCB or strapped for the PHY\n"); in lan78xx_get_phy()