Home
last modified time | relevance | path

Searched refs:clock_update (Results 1 – 7 of 7) sorted by relevance

/qemu/include/hw/
H A Dclock.h213 static inline void clock_update(Clock *clk, uint64_t value) in clock_update() function
222 clock_update(clk, CLOCK_PERIOD_FROM_HZ(hz)); in clock_update_hz()
227 clock_update(clk, CLOCK_PERIOD_FROM_NS(ns)); in clock_update_ns()
/qemu/hw/misc/
H A Dbcm2835_cprman.c78 clock_update(pll->out, 0); in pll_update()
85 clock_update(pll->out, 0); in pll_update()
179 clock_update(channel->out, 0); in pll_channel_update()
275 clock_update(mux->out, 0); in clock_mux_update()
303 clock_update(mux->out, 0); in clock_mux_update()
389 clock_update(s->out, clock_get(src)); in dsi0hsck_mux_update()
H A Dnpcm7xx_mft.c329 clock_update(s->clock_1, prescaled_clock_period); in npcm7xx_mft_update_clock()
332 clock_update(s->clock_1, 0); in npcm7xx_mft_update_clock()
337 clock_update(s->clock_2, prescaled_clock_period); in npcm7xx_mft_update_clock()
340 clock_update(s->clock_2, 0); in npcm7xx_mft_update_clock()
H A Dstm32l4x5_rcc.c481 clock_update(s->hse, 0); in rcc_update_cr_register()
511 clock_update(s->hsi16_rc, 0); in rcc_update_cr_register()
539 clock_update(s->msi_rc, 0); in rcc_update_cr_register()
891 clock_update(s->lse_crystal, 0); in rcc_update_bdcr()
919 clock_update(s->lsi_rc, 0); in rcc_update_csr()
1430 clock_update(s->gnd, 0); in stm32l4x5_rcc_realize()
/qemu/hw/core/
H A Dtrace-events30 clock_update(const char *clk, const char *src, uint64_t hz, int cb) "'%s', src='%s', val=%"PRIu64"H…
/qemu/rust/hw/char/pl011/src/
H A Ddevice.rs520 self.clock = self.init_clock_in("clk", &Self::clock_update, ClockEvent::ClockUpdate); in init()
523 const fn clock_update(&self, _event: ClockEvent) { in clock_update() method
/qemu/docs/devel/
H A Dclocks.rst411 A device can change its outputs using the ``clock_update()``,
440 Note that calling ``clock_update[_ns|_hz]()`` is equivalent to calling
536 Care should be taken not to use ``clock_update[_ns|_hz]()`` or