Home
last modified time | relevance | path

Searched refs:MO_32 (Results 1 – 25 of 63) sorted by relevance

123

/qemu/target/hexagon/
H A Dgen_tcg_hvx.h197 tcg_gen_gvec_add(MO_32, VdV_off, VuV_off, VvV_off, \
209 tcg_gen_gvec_add(MO_32, VddV_off, VuuV_off, VvvV_off, \
222 tcg_gen_gvec_sub(MO_32, VdV_off, VuV_off, VvV_off, \
234 tcg_gen_gvec_sub(MO_32, VddV_off, VuuV_off, VvvV_off, \
261 tcg_gen_gvec_sars(MO_32, VdV_off, VuV_off, shift, \
270 tcg_gen_gvec_sars(MO_32, tmpoff, VuV_off, shift, \
272 tcg_gen_gvec_add(MO_32, VxV_off, VxV_off, tmpoff, \
296 tcg_gen_gvec_shrs(MO_32, VdV_off, VuV_off, shift, \
332 tcg_gen_gvec_shls(MO_32, VdV_off, VuV_off, shift, \
341 tcg_gen_gvec_shls(MO_32, tmpoff, VuV_off, shift, \
[all …]
/qemu/target/loongarch/tcg/insn_trans/
H A Dtrans_vec.c.inc345 TRANS(vadd_w, LSX, gvec_vvv, MO_32, tcg_gen_gvec_add)
349 TRANS(xvadd_w, LASX, gvec_xxx, MO_32, tcg_gen_gvec_add)
400 TRANS(vsub_w, LSX, gvec_vvv, MO_32, tcg_gen_gvec_sub)
404 TRANS(xvsub_w, LASX, gvec_xxx, MO_32, tcg_gen_gvec_sub)
414 TRANS(vaddi_wu, LSX, gvec_vv_i, MO_32, tcg_gen_gvec_addi)
418 TRANS(vsubi_wu, LSX, gvec_subi, MO_32)
422 TRANS(xvaddi_wu, LASX, gvec_xx_i, MO_32, tcg_gen_gvec_addi)
426 TRANS(xvsubi_wu, LASX, gvec_xsubi, MO_32)
431 TRANS(vneg_w, LSX, gvec_vv, MO_32, tcg_gen_gvec_neg)
435 TRANS(xvneg_w, LASX, gvec_xx, MO_32, tcg_gen_gvec_neg)
[all …]
/qemu/target/arm/tcg/
H A Dtranslate-neon.c91 case MO_32: in neon_store_element()
110 case MO_32: in neon_store_element64()
593 size = MO_32; in trans_VLD_all_lanes()
737 if (a->size == MO_32) { in trans_VLDST_single()
1148 write_neon_element64(rd, a->vd, 0, MO_32); in DO_2SH()
1152 write_neon_element64(rd, a->vd, 1, MO_32); in DO_2SH()
1203 read_neon_element32(rm1, a->vm, 0, MO_32); in do_2shift_narrow_32()
1204 read_neon_element32(rm2, a->vm, 1, MO_32); in do_2shift_narrow_32()
1205 read_neon_element32(rm3, a->vm, 2, MO_32); in do_2shift_narrow_32()
1206 read_neon_element32(rm4, a->vm, 3, MO_32); in do_2shift_narrow_32()
[all …]
H A Dtranslate-sme.c288 TRANS_FEAT(ADDHA_s, aa64_sme, do_adda, a, MO_32, gen_helper_sme_addha_s) in TRANS_FEAT() argument
289 TRANS_FEAT(ADDVA_s, aa64_sme, do_adda, a, MO_32, gen_helper_sme_addva_s) in TRANS_FEAT()
359 MO_32, gen_helper_sme_fmopa_h)
361 MO_32, FPST_A64, gen_helper_sme_fmopa_s)
365 TRANS_FEAT(BFMOPA, aa64_sme, do_outprod_env, a, MO_32, gen_helper_sme_bfmopa)
367 TRANS_FEAT(SMOPA_s, aa64_sme, do_outprod, a, MO_32, gen_helper_sme_smopa_s)
368 TRANS_FEAT(UMOPA_s, aa64_sme, do_outprod, a, MO_32, gen_helper_sme_umopa_s)
369 TRANS_FEAT(SUMOPA_s, aa64_sme, do_outprod, a, MO_32, gen_helper_sme_sumopa_s)
370 TRANS_FEAT(USMOPA_s, aa64_sme, do_outprod, a, MO_32, gen_helper_sme_usmopa_s)
H A Dgengvec.c164 .vece = MO_32 }, in gen_gvec_ssra()
240 .vece = MO_32, }, in gen_gvec_usra()
348 .vece = MO_32 }, in gen_gvec_srshr()
438 .vece = MO_32 }, in gen_gvec_srsra()
542 .vece = MO_32 }, in gen_gvec_urshr()
651 .vece = MO_32 }, in gen_gvec_ursra()
735 .vece = MO_32 }, in gen_gvec_sri()
822 .vece = MO_32 }, in gen_gvec_sli()
927 .vece = MO_32 }, in gen_gvec_mla()
959 .vece = MO_32 }, in gen_gvec_mls()
[all …]
H A Dsve_helper.c2742 mm = dup_const(MO_32, mm); in HELPER()
2793 val = dup_const(MO_32, val); in HELPER()
6071 DO_LD1_1(ld1bsu, MO_32) in DO_LD1_1()
6072 DO_LD1_1(ld1bss, MO_32) in DO_LD1_1()
6077 DO_LD1_2(ld1hsu, MO_32, MO_16) in DO_LD1_1()
6078 DO_LD1_2(ld1hss, MO_32, MO_16) in DO_LD1_1()
6082 DO_LD1_2(ld1ss, MO_32, MO_32) in DO_LD1_1()
6083 DO_LD1_2(ld1sdu, MO_64, MO_32) in DO_LD1_1()
6084 DO_LD1_2(ld1sds, MO_64, MO_32) in DO_LD1_1()
6139 DO_LDN_2(2, ss, MO_32)
[all …]
H A Dtranslate-mve.c347 return do_ldst_sg_imm(s, a, fns[a->w], MO_32); in trans_VLDRW_sg_imm()
368 return do_ldst_sg_imm(s, a, fns[a->w], MO_32); in trans_VSTRW_sg_imm()
910 if (a->size == MO_32 && (a->qd == a->qm || a->qd == a->qn)) { in DO_2OP_VEC()
925 if (a->size == MO_32 && (a->qd == a->qm || a->qd == a->qn)) { in trans_VQDMULLT()
1101 if (a->qd == a->qn && a->size == MO_32) { in DO_2OP_SCALAR()
1116 if (a->qd == a->qn && a->size == MO_32) { in trans_VQDMULLT_scalar()
2205 if (!mve_skip_vmov(s, vd, a->idx, MO_32)) { in DO_VABAV()
2207 read_neon_element32(tmp, vd, a->idx, MO_32); in DO_VABAV()
2210 if (!mve_skip_vmov(s, vd + 1, a->idx, MO_32)) { in DO_VABAV()
2212 read_neon_element32(tmp, vd + 1, a->idx, MO_32); in DO_VABAV()
[all …]
H A Dgengvec64.c116 .vece = MO_32 }, in gen_gvec_xar()
264 .vece = MO_32 }, in gen_gvec_suqadd_qc()
359 .vece = MO_32 }, in gen_gvec_usqadd_qc()
H A Dtranslate-a64.c607 tcg_gen_ld_i32(v, tcg_env, fp_reg_offset(s, reg, MO_32)); in read_fp_sreg()
696 tcg_gen_st_i32(v, tcg_env, fp_reg_offset(s, reg, MO_32)); in write_fp_sreg_merging()
1157 g_assert((memop & MO_SIZE) <= MO_32); in do_gpr_ld_memidx()
1259 case MO_32: in read_vec_element()
1268 case MO_32|MO_SIGN: in read_vec_element()
1297 case MO_32: in read_vec_element_i32()
1298 case MO_32|MO_SIGN: in read_vec_element_i32()
1318 case MO_32: in write_vec_element()
1340 case MO_32: in write_vec_element_i32()
1411 case MO_32: in fp_access_check_scalar_hsd()
[all …]
H A Dtranslate-m-nocp.c175 write_neon_element64(zero, btmreg >> 1, 1, MO_32); in trans_VSCCLRM()
182 write_neon_element64(zero, btmreg >> 1, 0, MO_32); in trans_VSCCLRM()
340 tcg_gen_gvec_dup_i32(MO_32, offsetof(CPUARMState, vfp.qc), in gen_M_fp_sysreg_write()
H A Dtranslate-sve.c1850 case MO_32: in do_sat_addsub_vec()
3323 .vece = MO_32, in trans_SUBR_zzi()
5584 case MO_32: in trans_LD1_zprz()
5616 case MO_32: in trans_LD1_zpiz()
5651 case MO_32: in trans_LDNT1_zprz()
5774 case MO_32: in trans_ST1_zprz()
5806 case MO_32: in trans_ST1_zpiz()
5841 case MO_32: in trans_STNT1_zprz()
6211 gen_ushll_i64(MO_32, d, n, imm); in gen_ushll32_i64()
6274 .vece = MO_32 },
[all …]
/qemu/include/exec/
H A Dmemop.h20 MO_32 = 2, enumerator
119 MO_UL = MO_32,
124 MO_SL = MO_SIGN | MO_32,
H A Dtarget_long.h32 #define MO_TL MO_32
/qemu/target/riscv/insn_trans/
H A Dtrans_rvvk.c.inc284 s->sew == MO_32;
302 s->sew == MO_32;
357 s->sew == MO_32 &&
369 s->sew == MO_32 &&
416 return (s->cfg_ptr->ext_zvknha == true && s->sew == MO_32) ||
418 (s->sew == MO_32 || s->sew == MO_64));
457 s->sew == MO_32 ?
488 s->sew == MO_32 ?
512 s->sew == MO_32;
542 s->sew == MO_32;
[all …]
/qemu/target/ppc/translate/
H A Dvmx-impl.c.inc347 GEN_VXFORM_V(vadduwm, MO_32, tcg_gen_gvec_add, 0, 2);
351 GEN_VXFORM_V(vsubuwm, MO_32, tcg_gen_gvec_sub, 0, 18);
674 GEN_VXFORM_V(vmuluwm, MO_32, tcg_gen_gvec_mul, 4, 2);
694 TRANS_FLAGS(ALTIVEC, VSLW, do_vector_gvec3_VX, MO_32, tcg_gen_gvec_shlv);
699 TRANS_FLAGS(ALTIVEC, VSRW, do_vector_gvec3_VX, MO_32, tcg_gen_gvec_shrv);
704 TRANS_FLAGS(ALTIVEC, VSRAW, do_vector_gvec3_VX, MO_32, tcg_gen_gvec_sarv);
709 TRANS_FLAGS(ALTIVEC, VRLW, do_vector_gvec3_VX, MO_32, tcg_gen_gvec_rotlv)
725 TRANS_FLAGS(ALTIVEC, VMAXUW, do_vector_gvec3_VX, MO_32, tcg_gen_gvec_umax);
730 TRANS_FLAGS(ALTIVEC, VMAXSW, do_vector_gvec3_VX, MO_32, tcg_gen_gvec_smax);
735 TRANS_FLAGS(ALTIVEC, VMINUW, do_vector_gvec3_VX, MO_32, tcg_gen_gvec_umin);
[all …]
H A Dvsx-impl.c.inc696 uint64_t msb = (vece == MO_32) ? SGN_MASK_SP : SGN_MASK_DP;
742 TRANS(XVABSSP, do_vsx_msb_op, MO_32, do_xvabs_vec, do_xvabssp_i64)
743 TRANS(XVNABSSP, do_vsx_msb_op, MO_32, do_xvnabs_vec, do_xvnabssp_i64)
744 TRANS(XVNEGSP, do_vsx_msb_op, MO_32, do_xvneg_vec, do_xvnegsp_i64)
762 uint64_t msb = (vece == MO_32) ? SGN_MASK_SP : SGN_MASK_DP;
777 .vece = MO_32
791 vsr_full_offset(a->xb), 16, 16, &op[vece - MO_32]);
796 TRANS(XVCPSGNSP, do_xvcpsgn, MO_32)
1003 uint64_t exp_msk = (vece == MO_32) ? (uint32_t)EXP_MASK_SP : EXP_MASK_DP;
1011 uint64_t exp_msk = (vece == MO_32) ? (uint32_t)EXP_MASK_SP : EXP_MASK_DP;
[all …]
/qemu/tcg/
H A Dtcg-op-ldst.c65 case MO_32: in tcg_canonicalize_memop()
263 case MO_32: in tcg_gen_qemu_ld_i32_int()
276 tcg_debug_assert((memop & MO_SIZE) <= MO_32); in tcg_gen_qemu_ld_i32_chk()
296 case MO_32: in tcg_gen_qemu_st_i32_int()
319 tcg_debug_assert((memop & MO_SIZE) <= MO_32); in tcg_gen_qemu_st_i32_chk()
366 case MO_32: in tcg_gen_qemu_ld_i64_int()
407 case MO_32: in tcg_gen_qemu_st_i64_int()
820 [MO_32 | MO_LE] = gen_helper_atomic_cmpxchgl_le,
821 [MO_32 | MO_BE] = gen_helper_atomic_cmpxchgl_be,
856 tcg_debug_assert((memop & MO_SIZE) <= MO_32); in tcg_gen_nonatomic_cmpxchg_i32_chk()
[all …]
H A Dtcg-op-gvec.c393 case MO_32: in uint64_t()
413 case MO_32: in tcg_gen_dup_i32()
432 case MO_32: in tcg_gen_dup_i64()
547 assert(vece <= (in_32 ? MO_32 : MO_64)); in do_dup()
591 && (vece != MO_32 || !check_size_impl(oprsz, 4))) { in do_dup()
1713 tcg_debug_assert(vece <= MO_32); in tcg_gen_gvec_dup_i32()
1735 } else if (vece <= MO_32) { in tcg_gen_gvec_dup_mem()
1952 .vece = MO_32 }, in tcg_gen_gvec_add()
1983 .vece = MO_32 }, in tcg_gen_gvec_adds()
2023 .vece = MO_32 }, in tcg_gen_gvec_subs()
[all …]
/qemu/target/s390x/tcg/
H A Dvec.h83 case MO_32: in s390_vec_read_element()
130 case MO_32: in s390_vec_write_element()
/qemu/accel/tcg/
H A Dldst_common.c.inc32 tcg_debug_assert((get_memop(oi) & MO_SIZE) == MO_32);
99 tcg_debug_assert((get_memop(oi) & MO_SIZE) == MO_32);
164 tcg_debug_assert((get_memop(oi) & MO_SIZE) == MO_32);
226 tcg_debug_assert((get_memop(oi) & MO_SIZE) == MO_32);
H A Dldst_atomicity.c.inc469 case MO_32:
518 case MO_32:
520 case -MO_32:
563 case MO_32:
958 case MO_32:
1004 case MO_32:
1007 case -MO_32:
1023 case 4: /* atmax MO_32 */
1075 case MO_32:
/qemu/target/i386/tcg/
H A Demit.c.inc97 case MO_32:
113 case MO_32:
153 case MO_32:
205 case MO_32:
206 gen_op_ld_v(s, MO_32, temp, s->A0);
806 UNARY_INT_GVEC(PABSD, tcg_gen_gvec_abs, MO_32)
810 UNARY_INT_GVEC(VPBROADCASTD, tcg_gen_gvec_dup_mem, MO_32)
826 BINARY_INT_GVEC(PADDD, tcg_gen_gvec_add, MO_32)
834 BINARY_INT_GVEC(PCMPEQD, tcg_gen_gvec_cmp, TCG_COND_EQ, MO_32)
839 BINARY_INT_GVEC(PCMPGTD, tcg_gen_gvec_cmp, TCG_COND_GT, MO_32)
[all …]
H A Dtranslate.c432 return CODE64(s) ? MO_64 : SS32(s) ? MO_32 : MO_16; in mo_stacksize()
459 case MO_32: in gen_op_deposit_reg_v()
639 case MO_32: in gen_lea_v_seg_dest()
774 case MO_32: in gen_helper_in_func()
791 case MO_32: in gen_helper_out_func()
1405 if (s->aflag == MO_32) { in do_gen_rep()
1610 case MO_32: in gen_shiftd_rm_T1()
1738 case MO_32: in gen_lea_modrm_0()
1932 case MO_32: in insn_get_addr()
1957 case MO_32: in insn_get()
[all …]
/qemu/target/riscv/
H A Dbitmanip_helper.c72 dup_const(MO_32, 0xff0000)
/qemu/system/
H A Dmemory_ldst.c.inc42 MO_32 | devend_memop(endian), attrs);
283 r = memory_region_dispatch_write(mr, addr1, val, MO_32, attrs);
320 MO_32 | devend_memop(endian), attrs);

123