Home
last modified time | relevance | path

Searched refs:XCHAL_NUM_AREGS (Results 1 – 17 of 17) sorted by relevance

/linux/arch/xtensa/include/asm/
H A Dtraps.h85 #if XCHAL_NUM_AREGS > 16 in spill_registers()
92 #if XCHAL_NUM_AREGS == 32 in spill_registers()
104 " .rept (" __stringify(XCHAL_NUM_AREGS) " - 16) / 12\n" in spill_registers()
109 #if XCHAL_NUM_AREGS % 12 == 0 in spill_registers()
111 #elif XCHAL_NUM_AREGS % 12 == 4 in spill_registers()
113 #elif XCHAL_NUM_AREGS % 12 == 8 in spill_registers()
H A Dptrace.h78 unsigned long areg[XCHAL_NUM_AREGS] __aligned(16);
H A Dprocessor.h97 #define WSBITS (XCHAL_NUM_AREGS / 4) /* width of WINDOWSTART in bits */
/linux/arch/xtensa/kernel/
H A Dsignal.c73 wm = (ws >> wb) | (ws << (XCHAL_NUM_AREGS / 4 - wb)); in flush_window_regs_user()
74 base = (XCHAL_NUM_AREGS / 4) - (regs->wmask >> 4); in flush_window_regs_user()
84 while (base < XCHAL_NUM_AREGS / 4) { in flush_window_regs_user()
109 sp = regs->areg[((base + inc) * 4 + 1) % XCHAL_NUM_AREGS]; in flush_window_regs_user()
H A Dptrace.c58 regs->areg + XCHAL_NUM_AREGS - regs->windowbase * 4, in gpr_get()
81 if (newregs.windowbase >= XCHAL_NUM_AREGS / 4) in gpr_set()
111 memcpy(regs->areg + XCHAL_NUM_AREGS - newregs.windowbase * 4, in gpr_set()
278 case REG_AR_BASE ... REG_AR_BASE + XCHAL_NUM_AREGS - 1: in ptrace_peekusr()
341 case REG_AR_BASE ... REG_AR_BASE + XCHAL_NUM_AREGS - 1: in ptrace_pokeusr()
H A Dasm-offsets.c68 DEFINE(PT_AREG_END, offsetof (struct pt_regs, areg[XCHAL_NUM_AREGS])); in main()
69 DEFINE(PT_USER_SIZE, offsetof(struct pt_regs, areg[XCHAL_NUM_AREGS])); in main()
H A Dentry.S2008 #if XCHAL_NUM_AREGS > 16
2016 #if XCHAL_NUM_AREGS > 32
2017 .rept (XCHAL_NUM_AREGS - 32) / 12
2023 #if XCHAL_NUM_AREGS % 12 == 0
2025 #elif XCHAL_NUM_AREGS % 12 == 4
2027 #elif XCHAL_NUM_AREGS % 12 == 8
H A Dprocess.c322 int caller_ars = XCHAL_NUM_AREGS - callinc * 4; in copy_thread()
H A Dsetup.c644 XCHAL_NUM_AREGS, in c_show()
/linux/arch/xtensa/variants/fsf/include/variant/
H A Dcore.h31 #define XCHAL_NUM_AREGS 64 /* num of physical addr regs */ macro
32 #define XCHAL_NUM_AREGS_LOG2 6 /* log2(XCHAL_NUM_AREGS) */
/linux/arch/xtensa/variants/test_mmuhifi_c3/include/variant/
H A Dcore.h30 #define XCHAL_NUM_AREGS 32 /* num of physical addr regs */ macro
31 #define XCHAL_NUM_AREGS_LOG2 5 /* log2(XCHAL_NUM_AREGS) */
/linux/arch/xtensa/variants/dc232b/include/variant/
H A Dcore.h31 #define XCHAL_NUM_AREGS 32 /* num of physical addr regs */ macro
32 #define XCHAL_NUM_AREGS_LOG2 5 /* log2(XCHAL_NUM_AREGS) */
/linux/arch/xtensa/variants/dc233c/include/variant/
H A Dcore.h51 #define XCHAL_NUM_AREGS 32 /* num of physical addr regs */ macro
52 #define XCHAL_NUM_AREGS_LOG2 5 /* log2(XCHAL_NUM_AREGS) */
/linux/arch/xtensa/variants/test_kc705_hifi/include/variant/
H A Dcore.h51 #define XCHAL_NUM_AREGS 32 /* num of physical addr regs */ macro
52 #define XCHAL_NUM_AREGS_LOG2 5 /* log2(XCHAL_NUM_AREGS) */
/linux/arch/xtensa/variants/csp/include/variant/
H A Dcore.h51 #define XCHAL_NUM_AREGS 32 /* num of physical addr regs */ macro
52 #define XCHAL_NUM_AREGS_LOG2 5 /* log2(XCHAL_NUM_AREGS) */
/linux/arch/xtensa/variants/de212/include/variant/
H A Dcore.h51 #define XCHAL_NUM_AREGS 32 /* num of physical addr regs */ macro
52 #define XCHAL_NUM_AREGS_LOG2 5 /* log2(XCHAL_NUM_AREGS) */
/linux/arch/xtensa/variants/test_kc705_be/include/variant/
H A Dcore.h51 #define XCHAL_NUM_AREGS 32 /* num of physical addr regs */ macro
52 #define XCHAL_NUM_AREGS_LOG2 5 /* log2(XCHAL_NUM_AREGS) */