| /linux/drivers/gpu/drm/radeon/ |
| H A D | cypress_dpm.c | 959 cpu_to_be16(eg_pi->mc_reg_table.mc_reg_address[j].s0); in cypress_populate_mc_reg_addresses() 961 cpu_to_be16(eg_pi->mc_reg_table.mc_reg_address[j].s1); in cypress_populate_mc_reg_addresses() 974 eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_RAS_TIMING_LP >> 2; in cypress_set_mc_reg_address_table() 975 eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_SEQ_RAS_TIMING >> 2; in cypress_set_mc_reg_address_table() 978 eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_CAS_TIMING_LP >> 2; in cypress_set_mc_reg_address_table() 979 eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_SEQ_CAS_TIMING >> 2; in cypress_set_mc_reg_address_table() 982 eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_MISC_TIMING_LP >> 2; in cypress_set_mc_reg_address_table() 983 eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_SEQ_MISC_TIMING >> 2; in cypress_set_mc_reg_address_table() 986 eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_MISC_TIMING2_LP >> 2; in cypress_set_mc_reg_address_table() 987 eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_SEQ_MISC_TIMING2 >> 2; in cypress_set_mc_reg_address_table() [all …]
|
| H A D | btc_dpm.c | 1894 switch (table->mc_reg_address[i].s1) { in btc_set_mc_special_registers() 1897 table->mc_reg_address[j].s1 = MC_PMG_CMD_EMRS >> 2; in btc_set_mc_special_registers() 1898 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_EMRS_LP >> 2; in btc_set_mc_special_registers() 1910 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS >> 2; in btc_set_mc_special_registers() 1911 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS_LP >> 2; in btc_set_mc_special_registers() 1926 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS1 >> 2; in btc_set_mc_special_registers() 1927 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in btc_set_mc_special_registers() 1954 table->mc_reg_address[i].s0 = in btc_set_s0_mc_reg_index() 1955 btc_check_s0_mc_reg_index(table->mc_reg_address[i].s1, &address) ? in btc_set_s0_mc_reg_index() 1956 address : table->mc_reg_address[i].s1; in btc_set_s0_mc_reg_index() [all …]
|
| H A D | cypress_dpm.h | 39 SMC_Evergreen_MCRegisterAddress mc_reg_address[SMC_EVERGREEN_MC_REGISTER_ARRAY_SIZE]; member
|
| H A D | ni_dpm.c | 2722 switch (table->mc_reg_address[i].s1) { in ni_set_mc_special_registers() 2727 table->mc_reg_address[j].s1 = MC_PMG_CMD_EMRS >> 2; in ni_set_mc_special_registers() 2728 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_EMRS_LP >> 2; in ni_set_mc_special_registers() 2738 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS >> 2; in ni_set_mc_special_registers() 2739 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS_LP >> 2; in ni_set_mc_special_registers() 2753 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS1 >> 2; in ni_set_mc_special_registers() 2754 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in ni_set_mc_special_registers() 2843 table->mc_reg_address[i].s0 = in ni_set_s0_mc_reg_index() 2844 ni_check_s0_mc_reg_index(table->mc_reg_address[i].s1, &address) ? in ni_set_s0_mc_reg_index() 2845 address : table->mc_reg_address[i].s1; in ni_set_s0_mc_reg_index() [all …]
|
| H A D | si_dpm.h | 112 SMC_NIslands_MCRegisterAddress mc_reg_address[SMC_SISLANDS_MC_REGISTER_ARRAY_SIZE]; member
|
| H A D | ni_dpm.h | 57 SMC_NIslands_MCRegisterAddress mc_reg_address[SMC_NISLANDS_MC_REGISTER_ARRAY_SIZE]; member
|
| H A D | ci_dpm.c | 4296 switch (table->mc_reg_address[i].s1 << 2) { in ci_set_mc_special_registers() 4299 table->mc_reg_address[j].s1 = MC_PMG_CMD_EMRS >> 2; in ci_set_mc_special_registers() 4300 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_EMRS_LP >> 2; in ci_set_mc_special_registers() 4310 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS >> 2; in ci_set_mc_special_registers() 4311 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS_LP >> 2; in ci_set_mc_special_registers() 4323 table->mc_reg_address[j].s1 = MC_PMG_AUTO_CMD >> 2; in ci_set_mc_special_registers() 4324 table->mc_reg_address[j].s0 = MC_PMG_AUTO_CMD >> 2; in ci_set_mc_special_registers() 4336 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS1 >> 2; in ci_set_mc_special_registers() 4337 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in ci_set_mc_special_registers() 4451 table->mc_reg_address[i].s0 = in ci_set_s0_mc_reg_index() [all …]
|
| H A D | si_dpm.c | 5309 switch (table->mc_reg_address[i].s1 << 2) { in si_set_mc_special_registers() 5312 table->mc_reg_address[j].s1 = MC_PMG_CMD_EMRS >> 2; in si_set_mc_special_registers() 5313 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_EMRS_LP >> 2; in si_set_mc_special_registers() 5323 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS >> 2; in si_set_mc_special_registers() 5324 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS_LP >> 2; in si_set_mc_special_registers() 5337 table->mc_reg_address[j].s1 = MC_PMG_AUTO_CMD >> 2; in si_set_mc_special_registers() 5338 table->mc_reg_address[j].s0 = MC_PMG_AUTO_CMD >> 2; in si_set_mc_special_registers() 5349 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS1 >> 2; in si_set_mc_special_registers() 5350 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP >> 2; in si_set_mc_special_registers() 5444 table->mc_reg_address[i].s0 = si_check_s0_mc_reg_index(table->mc_reg_address[i].s1, &address) ? in si_set_s0_mc_reg_index() [all …]
|
| H A D | ci_dpm.h | 87 SMU7_Discrete_MCRegisterAddress mc_reg_address[SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE]; member
|
| H A D | radeon_atombios.c | 4012 reg_table->mc_reg_address[i].s1 = in radeon_atom_init_mc_reg_table() 4014 reg_table->mc_reg_address[i].pre_reg_data = in radeon_atom_init_mc_reg_table() 4030 if ((reg_table->mc_reg_address[i].pre_reg_data & LOW_NIBBLE_MASK) == DATA_FROM_TABLE) { in radeon_atom_init_mc_reg_table() 4034 } else if ((reg_table->mc_reg_address[i].pre_reg_data & LOW_NIBBLE_MASK) == DATA_EQU_PREV) { in radeon_atom_init_mc_reg_table()
|
| /linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
| H A D | iceland_smumgr.c | 1700 PP_HOST_TO_SMC_US(smu_data->mc_reg_table.mc_reg_address[j].s0); in iceland_populate_mc_reg_address() 1702 PP_HOST_TO_SMC_US(smu_data->mc_reg_table.mc_reg_address[j].s1); in iceland_populate_mc_reg_address() 2474 table->mc_reg_address[i].s0 = in iceland_set_s0_mc_reg_index() 2475 iceland_check_s0_mc_reg_index(table->mc_reg_address[i].s1, &address) in iceland_set_s0_mc_reg_index() 2476 ? address : table->mc_reg_address[i].s1; in iceland_set_s0_mc_reg_index() 2492 ni_table->mc_reg_address[i].s1 = table->mc_reg_address[i].s1; in iceland_copy_vbios_smc_reg_table() 2521 switch (table->mc_reg_address[i].s1) { in iceland_set_mc_special_registers() 2525 table->mc_reg_address[j].s1 = mmMC_PMG_CMD_EMRS; in iceland_set_mc_special_registers() 2526 table->mc_reg_address[j].s0 = mmMC_SEQ_PMG_CMD_EMRS_LP; in iceland_set_mc_special_registers() 2537 table->mc_reg_address[j].s1 = mmMC_PMG_CMD_MRS; in iceland_set_mc_special_registers() [all …]
|
| H A D | iceland_smumgr.h | 57 SMU71_Discrete_MCRegisterAddress mc_reg_address[SMU71_DISCRETE_MC_REGISTER_ARRAY_SIZE]; member
|
| H A D | ci_smumgr.h | 58 SMU7_Discrete_MCRegisterAddress mc_reg_address[SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE]; member
|
| H A D | tonga_smumgr.h | 59 SMU72_Discrete_MCRegisterAddress mc_reg_address[SMU72_DISCRETE_MC_REGISTER_ARRAY_SIZE]; member
|
| H A D | tonga_smumgr.c | 2078 PP_HOST_TO_SMC_US(smu_data->mc_reg_table.mc_reg_address[j].s0); in tonga_populate_mc_reg_address() 2080 PP_HOST_TO_SMC_US(smu_data->mc_reg_table.mc_reg_address[j].s1); in tonga_populate_mc_reg_address() 2936 table->mc_reg_address[i].s0 = in tonga_set_s0_mc_reg_index() 2937 tonga_check_s0_mc_reg_index(table->mc_reg_address[i].s1, in tonga_set_s0_mc_reg_index() 2940 table->mc_reg_address[i].s1; in tonga_set_s0_mc_reg_index() 2956 ni_table->mc_reg_address[i].s1 = table->mc_reg_address[i].s1; in tonga_copy_vbios_smc_reg_table() 2985 switch (table->mc_reg_address[i].s1) { in tonga_set_mc_special_registers() 2990 table->mc_reg_address[j].s1 = mmMC_PMG_CMD_EMRS; in tonga_set_mc_special_registers() 2991 table->mc_reg_address[j].s0 = mmMC_SEQ_PMG_CMD_EMRS_LP; in tonga_set_mc_special_registers() 3002 table->mc_reg_address[j].s1 = mmMC_PMG_CMD_MRS; in tonga_set_mc_special_registers() [all …]
|
| H A D | ci_smumgr.c | 1735 PP_HOST_TO_SMC_US(smu_data->mc_reg_table.mc_reg_address[j].s0); in ci_populate_mc_reg_address() 1737 PP_HOST_TO_SMC_US(smu_data->mc_reg_table.mc_reg_address[j].s1); in ci_populate_mc_reg_address() 2547 table->mc_reg_address[i].s0 = in ci_set_s0_mc_reg_index() 2548 ci_check_s0_mc_reg_index(table->mc_reg_address[i].s1, &address) in ci_set_s0_mc_reg_index() 2549 ? address : table->mc_reg_address[i].s1; in ci_set_s0_mc_reg_index() 2565 ni_table->mc_reg_address[i].s1 = table->mc_reg_address[i].s1; in ci_copy_vbios_smc_reg_table() 2594 switch (table->mc_reg_address[i].s1) { in ci_set_mc_special_registers() 2598 table->mc_reg_address[j].s1 = mmMC_PMG_CMD_EMRS; in ci_set_mc_special_registers() 2599 table->mc_reg_address[j].s0 = mmMC_SEQ_PMG_CMD_EMRS_LP; in ci_set_mc_special_registers() 2610 table->mc_reg_address[j].s1 = mmMC_PMG_CMD_MRS; in ci_set_mc_special_registers() [all …]
|
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | amdgpu_atombios.h | 115 struct atom_mc_register_address mc_reg_address[VBIOS_MC_REGISTER_ARRAY_SIZE]; member
|
| H A D | amdgpu_atombios.c | 1490 reg_table->mc_reg_address[i].s1 = in amdgpu_atombios_init_mc_reg_table() 1492 reg_table->mc_reg_address[i].pre_reg_data = in amdgpu_atombios_init_mc_reg_table() 1508 if ((reg_table->mc_reg_address[i].pre_reg_data & LOW_NIBBLE_MASK) == DATA_FROM_TABLE) { in amdgpu_atombios_init_mc_reg_table() 1512 } else if ((reg_table->mc_reg_address[i].pre_reg_data & LOW_NIBBLE_MASK) == DATA_EQU_PREV) { in amdgpu_atombios_init_mc_reg_table()
|
| /linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
| H A D | ppatomctrl.c | 68 if ((table->mc_reg_address[i].uc_pre_reg_data & in atomctrl_retrieve_ac_timing() 73 } else if ((table->mc_reg_address[i].uc_pre_reg_data & in atomctrl_retrieve_ac_timing() 118 table->mc_reg_address[i].s1 = in atomctrl_set_mc_reg_address_table() 120 table->mc_reg_address[i].uc_pre_reg_data = in atomctrl_set_mc_reg_address_table()
|
| H A D | ppatomctrl.h | 242 pp_atomctrl_mc_register_address mc_reg_address[VBIOS_MC_REGISTER_ARRAY_SIZE]; member
|
| /linux/drivers/gpu/drm/amd/pm/legacy-dpm/ |
| H A D | si_dpm.h | 384 SMC_NIslands_MCRegisterAddress mc_reg_address[SMC_SISLANDS_MC_REGISTER_ARRAY_SIZE]; member
|
| H A D | si_dpm.c | 5889 switch (table->mc_reg_address[i].s1) { in si_set_mc_special_registers() 5892 table->mc_reg_address[j].s1 = MC_PMG_CMD_EMRS; in si_set_mc_special_registers() 5893 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_EMRS_LP; in si_set_mc_special_registers() 5903 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS; in si_set_mc_special_registers() 5904 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS_LP; in si_set_mc_special_registers() 5917 table->mc_reg_address[j].s1 = MC_PMG_AUTO_CMD; in si_set_mc_special_registers() 5918 table->mc_reg_address[j].s0 = MC_PMG_AUTO_CMD; in si_set_mc_special_registers() 5927 table->mc_reg_address[j].s1 = MC_PMG_CMD_MRS1; in si_set_mc_special_registers() 5928 table->mc_reg_address[j].s0 = MC_SEQ_PMG_CMD_MRS1_LP; in si_set_mc_special_registers() 6019 table->mc_reg_address[i].s0 = si_check_s0_mc_reg_index(table->mc_reg_address[i].s1, &address) ? in si_set_s0_mc_reg_index() [all …]
|