Home
last modified time | relevance | path

Searched refs:base_lo (Results 1 – 8 of 8) sorted by relevance

/linux/arch/x86/kernel/cpu/mtrr/
H A Dgeneric.c143 *start = (((u64)mtrr->base_hi) << 32) + (mtrr->base_lo & PAGE_MASK); in get_var_mtrr_state()
147 return mtrr->base_lo & MTRR_PHYSBASE_TYPE; in get_var_mtrr_state()
560 rdmsr(MTRRphysBase_MSR(index), vr->base_lo, vr->base_hi); in get_mtrr_var_range()
566 u32 base_lo, u32 base_hi, u32 mask_lo, u32 mask_hi) in fill_mtrr_var_range() argument
572 vr[index].base_lo = base_lo; in fill_mtrr_var_range()
675 mtrr_state.var_ranges[i].base_lo >> 12, in print_mtrr_state()
679 mtrr_attrib_to_str(mtrr_state.var_ranges[i].base_lo & in print_mtrr_state()
809 u32 mask_lo, mask_hi, base_lo, base_hi; in generic_get_mtrr() local
829 rdmsr(MTRRphysBase_MSR(reg), base_lo, base_hi); in generic_get_mtrr()
852 *base = (u64)base_hi << (32 - PAGE_SHIFT) | base_lo >> PAGE_SHIFT; in generic_get_mtrr()
[all …]
H A Dmtrr.h50 u32 base_lo, u32 base_hi, u32 mask_lo, u32 mask_hi);
H A Dcleanup.c152 u32 base_lo, base_hi, mask_lo, mask_hi; in set_var_mtrr() local
168 base_lo = base & ((1ULL<<32) - 1); in set_var_mtrr()
174 fill_mtrr_var_range(reg, base_lo, base_hi, mask_lo, mask_hi); in set_var_mtrr()
/linux/drivers/char/agp/
H A Dnvidia-agp.c68 u32 base_hi, base_lo; in nvidia_init_iorr() local
77 rdmsr(IORR_BASE0 + 2 * iorr_addr, base_lo, base_hi); in nvidia_init_iorr()
80 if ((base_lo & 0xfffff000) == (base & 0xfffff000)) in nvidia_init_iorr()
93 base_lo = (base & ~0xfff) | 0x18; in nvidia_init_iorr()
96 wrmsr(IORR_BASE0 + 2 * iorr_addr, base_lo, base_hi); in nvidia_init_iorr()
/linux/arch/x86/include/uapi/asm/
H A Dmtrr.h71 __u32 base_lo; member
/linux/arch/x86/xen/
H A Denlighten_pv.c201 var[reg].base_lo = op.u.read_memtype.type; in xen_set_mtrr_data()
202 var[reg].base_lo |= op.u.read_memtype.mfn << PAGE_SHIFT; in xen_set_mtrr_data()
/linux/arch/x86/kernel/
H A Dkvm.c964 .base_lo = tolud | X86_MEMTYPE_UC, in kvm_init_platform()
/linux/drivers/net/ethernet/agere/
H A Det131x.c1574 u32 __iomem *base_lo; in et131x_config_rx_dma_regs() local
1582 base_lo = &rx_dma->fbr0_base_lo; in et131x_config_rx_dma_regs()
1588 base_lo = &rx_dma->fbr1_base_lo; in et131x_config_rx_dma_regs()
1602 writel(lower_32_bits(fbr->ring_physaddr), base_lo); in et131x_config_rx_dma_regs()