Searched +full:pic +full:- +full:base +full:- +full:vec (Results 1 – 6 of 6) sorted by relevance
| /linux-5.10/Documentation/devicetree/bindings/interrupt-controller/ |
| D | loongson,pch-pic.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: "http://devicetree.org/schemas/interrupt-controller/loongson,pch-pic.yaml#"
5 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
7 title: Loongson PCH PIC Controller
10 - Jiaxun Yang <jiaxun.yang@flygoat.com>
14 transforming interrupts from on-chip devices into HyperTransport vectorized
19 const: loongson,pch-pic-1.0
24 loongson,pic-base-vec:
26 u32 value of the base of parent HyperTransport vector allocated
[all …]
|
| /linux-5.10/arch/mips/include/asm/netlogic/xlp-hal/ |
| D | pic.h | 2 * Copyright 2003-2011 NetLogic Microsystems, Inc. (NetLogic). All rights
38 /* PIC Specific registers */
41 /* PIC control register defines */
52 /* PIC Status register defines */
59 /* PIC IPI control register offsets */
62 #define PIC_IPICTRL_IDB 16 /* interrupt destination base */
65 /* PIC IRT register offsets */
71 #define PIC_IRT_DB 16 /* Destination base */
223 /* We use PIC on node 0 as a timer */
228 nlm_9xx_pic_write_irt(uint64_t base, int irt_num, int en, int nmi, in nlm_9xx_pic_write_irt() argument
[all …]
|
| /linux-5.10/drivers/irqchip/ |
| D | irq-loongson-pch-pic.c | 1 // SPDX-License-Identifier: GPL-2.0
4 * Loongson PCH PIC support
7 #define pr_fmt(fmt) "pch-pic: " fmt
37 void __iomem *base; member
46 void __iomem *addr = priv->base + offset + PIC_REG_IDX(bit) * 4; in pch_pic_bitset()
48 raw_spin_lock(&priv->pic_lock); in pch_pic_bitset()
52 raw_spin_unlock(&priv->pic_lock); in pch_pic_bitset()
58 void __iomem *addr = priv->base + offset + PIC_REG_IDX(bit) * 4; in pch_pic_bitclr()
60 raw_spin_lock(&priv->pic_lock); in pch_pic_bitclr()
64 raw_spin_unlock(&priv->pic_lock); in pch_pic_bitclr()
[all …]
|
| /linux-5.10/arch/mips/boot/dts/loongson/ |
| D | ls7a-pch.dtsi | 1 // SPDX-License-Identifier: GPL-2.0
5 compatible = "simple-bus";
6 #address-cells = <2>;
7 #size-cells = <2>;
13 pic: interrupt-controller@10000000 { label
14 compatible = "loongson,pch-pic-1.0";
16 interrupt-controller;
17 interrupt-parent = <&htvec>;
18 loongson,pic-base-vec = <0>;
19 #interrupt-cells = <2>;
[all …]
|
| /linux-5.10/arch/x86/include/asm/ |
| D | kvm_host.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Kernel-based Virtual Machine driver for Linux
29 #include <asm/pvclock-abi.h>
32 #include <asm/msr-index.h>
36 #include <asm/hyperv-tlfs.h>
55 /* x86-specific vcpu->requests bit members */
116 #define KVM_NR_PAGE_SIZES (KVM_MAX_HUGEPAGE_LEVEL - PG_LEVEL_4K + 1)
117 #define KVM_HPAGE_GFN_SHIFT(x) (((x) - 1) * 9)
120 #define KVM_HPAGE_MASK(x) (~(KVM_HPAGE_SIZE(x) - 1))
126 return (gfn >> KVM_HPAGE_GFN_SHIFT(level)) - in gfn_to_index()
[all …]
|
| /linux-5.10/arch/x86/kvm/ |
| D | x86.c | 1 // SPDX-License-Identifier: GPL-2.0-only
3 * Kernel-based Virtual Machine driver for Linux
16 * Ben-Ami Yassour <benami@il.ibm.com>
43 #include <linux/intel-iommu.h>
45 #include <linux/user-return-notifier.h>
59 #include <linux/entry-kvm.h>
88 ((struct kvm_vcpu *)(ctxt)->vcpu)
91 * - enable syscall per default because its emulated by KVM
92 * - enable LME and LMA per default on 64 bit KVM
139 /* tsc tolerance in parts per million - default to 1/2 of the NTP threshold */
[all …]
|