/linux-6.15/Documentation/devicetree/bindings/mailbox/ |
D | microchip,sbi-ipc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mailbox/microchip,sbi-ipc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Microchip Inter-processor communication (IPC) mailbox controller 10 - Valentina Fernandez <valentina.fernandezalanis@microchip.com> 13 The Microchip Inter-processor Communication (IPC) facilitates 20 - description: 22 mode (s-mode). This SBI interface is compatible with the Mi-V 23 Inter-hart Communication (IHC) IP. [all …]
|
/linux-6.15/Documentation/devicetree/bindings/iio/addac/ |
D | adi,ad74115.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Cosmin Tanislav <cosmin.tanislav@analog.com> 13 The AD74115H is a single-channel software configurable input/output 17 chip solution with an SPI interface. The device features a 16-bit ADC and a 18 14-bit DAC. 25 - adi,ad74115h 30 spi-max-frequency: 33 spi-cpol: true [all …]
|
D | adi,ad74413r.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Cosmin Tanislav <cosmin.tanislav@analog.com> 13 The AD74412R and AD74413R are quad-channel software configurable input/output 18 The devices feature a 16-bit ADC and four configurable 13-bit DACs to provide 20 The AD74413R differentiates itself from the AD74412R by being HART-compatible. 27 - adi,ad74412r 28 - adi,ad74413r 33 '#address-cells': [all …]
|
/linux-6.15/tools/testing/selftests/futex/include/ |
D | logging.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 10 * Darren Hart <dvhart@linux.intel.com> 13 * 2009-Nov-6: Initial version by Darren Hart <dvhart@linux.intel.com> 32 #define GREEN '3', '2' 33 #define YELLOW '3', '3' 34 #define RED '3', '1' 64 #define RET_ERROR -1 65 #define RET_FAIL -2 68 * log_color() - Use colored output for PASS, ERROR, and FAIL strings 85 * log_verbosity() - Set verbosity of test output [all …]
|
/linux-6.15/arch/riscv/kernel/ |
D | kexec_relocate.S | 1 /* SPDX-License-Identifier: GPL-2.0 */ 3 * Copyright (C) 2019 FORTH-ICS/CARV 19 * s3: (const) The hartid of the current hart 50 * With C-extension, here we get 42 Bytes and the next 59 REG_L t0, 0(s0) /* t0 = *image->entry */ 60 addi s0, s0, RISCV_SZPTR /* image->entry++ */ 62 /* IND_DESTINATION entry ? -> save destination address */ 69 /* IND_INDIRECTION entry ? -> update next entry ptr (PA) */ 77 /* IND_DONE entry ? -> jump to done label */ 84 * IND_SOURCE entry ? -> copy page word by word to the [all …]
|
D | cpufeature.c | 1 // SPDX-License-Identifier: GPL-2.0-only 24 #include <asm/text-patching.h> 32 #define NUM_ALPHA_EXTS ('z' - 'a' + 1) 42 /* Per-cpu ISA extensions. */ 48 * riscv_isa_extension_base() - Get base extension word 62 * __riscv_isa_extension_available() - Check whether given extension 88 return -EPROBE_DEFER; in riscv_ext_f_depends() 95 pr_err("Zicbom detected in ISA string, disabling as no cbom-block-size found\n"); in riscv_ext_zicbom_validate() 96 return -EINVAL; in riscv_ext_zicbom_validate() 99 pr_err("Zicbom disabled as cbom-block-size present, but is not a power-of-2\n"); in riscv_ext_zicbom_validate() [all …]
|
D | entry.S | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 16 #include <asm/asm-offsets.h> 52 * (cpu / 64) * 8 = (cpu >> 6) << 3 55 slli a1, a1, 3 60 * bit_pos = cpu % 64 = cpu - (cpu / 64) * 64 = cpu - (cpu >> 6) << 6 61 * = cpu - ((cpu >> 6) << 3) << 3 63 slli a1, a1, 3 109 * The RISC-V kernel does not eagerly emit a sfence.vma after each 111 * - if the uarch caches invalid entries, the new mapping would not be 113 * - if the uarch does not cache invalid entries, a reordered access [all …]
|
D | sbi.c | 1 // SPDX-License-Identifier: GPL-2.0-only 34 * There is no maximum hartid concept in RISC-V and NR_CPUS must not be in __sbi_v01_cpumask_to_hartmask() 53 * sbi_console_putchar() - Writes given character to the console device. 65 * sbi_console_getchar() - Reads a byte from console device. 80 * sbi_shutdown() - Remove all the harts from executing supervisor code. 91 * __sbi_set_timer_v01() - Program the timer for next timer event. 143 result = -EINVAL; in __sbi_rfence_v01() 245 result = -EINVAL; in __sbi_rfence_v02_call() 279 hmask <<= hbase - hartid; in __sbi_rfence_v02() 289 hmask |= BIT(hartid - hbase); in __sbi_rfence_v02() [all …]
|
/linux-6.15/tools/testing/selftests/futex/functional/ |
D | futex_requeue_pi_mismatched_ops.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 9 * 3. The kernel must detect the mismatch and return -EINVAL. 12 * Darren Hart <dvhart@linux.intel.com> 15 * 2009-Nov-9: Initial version by Darren Hart <dvhart@linux.intel.com> 29 #define TEST_NAME "futex-requeue-pi-mismatched-ops" 38 printf(" -c Use color\n"); in usage() 39 printf(" -h Display this help message\n"); in usage() 40 printf(" -v L Verbosity level: %d=QUIET %d=CRITICAL %d=INFO\n", in usage() 48 child_ret = -errno; in blocking_child() 60 while ((c = getopt(argc, argv, "chv:")) != -1) { in main() [all …]
|
/linux-6.15/Documentation/devicetree/bindings/riscv/ |
D | extensions.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR MIT) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: RISC-V ISA extensions 10 - Paul Walmsley <paul.walmsley@sifive.com> 11 - Palmer Dabbelt <palmer@sifive.com> 12 - Conor Dooley <conor@kernel.org> 15 RISC-V has a large number of extensions, some of which are "standard" 16 extensions, meaning they are ratified by RISC-V International, and others 18 This document defines properties that indicate whether a hart supports a [all …]
|
/linux-6.15/Documentation/devicetree/bindings/timer/ |
D | sifive,clint.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Palmer Dabbelt <palmer@dabbelt.com> 11 - Anup Patel <anup.patel@wdc.com> 14 SiFive (and other RISC-V) SOCs include an implementation of the SiFive 15 Core Local Interruptor (CLINT) for M-mode timer and M-mode inter-processor 16 interrupts. It directly connects to the timer and inter-processor interrupt 17 lines of various HARTs (or CPUs) so RISC-V per-HART (or per-CPU) local 19 The clock frequency of CLINT is specified via "timebase-frequency" DT [all …]
|
/linux-6.15/Documentation/devicetree/bindings/cpu/ |
D | idle-states.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/cpu/idle-states.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> 11 - Anup Patel <anup@brainfault.org> 15 1 - Introduction 18 ARM and RISC-V systems contain HW capable of managing power consumption 19 dynamically, where cores can be put in different low-power states (ranging 22 run-time, can be specified through device tree bindings representing the [all …]
|
/linux-6.15/Documentation/devicetree/bindings/iio/temperature/ |
D | adi,ltc2983.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Analog Devices LTC2983, LTC2986, LTM2985 Multi-sensor Temperature system 10 - Nuno Sá <nuno.sa@analog.com> 13 Analog Devices LTC2983, LTC2984, LTC2986, LTM2985 Multi-Sensor Digital 16 https://www.analog.com/media/en/technical-documentation/data-sheets/2983fc.pdf 17 https://www.analog.com/media/en/technical-documentation/data-sheets/2984fb.pdf 18 https://www.analog.com/media/en/technical-documentation/data-sheets/29861fa.pdf 19 https://www.analog.com/media/en/technical-documentation/data-sheets/ltm2985.pdf [all …]
|
/linux-6.15/arch/riscv/ |
D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 4 # see Documentation/kbuild/kconfig-language.rst. 70 # LLD >= 14: https://github.com/llvm/llvm-project/issues/50505 228 # -Zsanitizer=shadow-call-stack flag. 238 depends on $(cc-option,-fpatchable-function-entry=8) 241 def_bool $(cc-option,-fsanitize=shadow-call-stack) 242 …# https://github.com/riscv-non-isa/riscv-elf-psabi-doc/commit/a484e843e6eeb51f0cb7b8819e50da6d2444… 243 depends on $(ld-option,--no-relax-gp) 247 # https://github.com/llvm/llvm-project/commit/6611d58f5bbcbec77262d392e2923e1d680f6985 250 # https://github.com/llvm/llvm-project/commit/bbc0f99f3bc96f1db16f649fc21dd18e5b0918f6 [all …]
|
/linux-6.15/tools/testing/selftests/riscv/hwprobe/ |
D | cbo.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Run with 'taskset -c <cpu-list> cbo' to only execute hwprobe on a 30 unsigned long *regs = (unsigned long *)&((ucontext_t *)context)->uc_mcontext; in sigill_handler() 85 return n != 0 && (n & (n - 1)) == 0; in is_power_of_2() 185 "presence (present or not) is consistent for each hart\n", in check_no_zicbo_cpus() 204 [TEST_ZICBOZ] = { .nr_tests = 3, test_zicboz }, 206 [TEST_ZICBOM] = { .nr_tests = 3, test_zicbom }, 223 if (argc > 1 && !strcmp(argv[1], "--sigill")) { in main()
|
/linux-6.15/Documentation/timers/ |
D | highres.rst | 8 https://www.kernel.org/doc/ols/2006/ols2006v1-pages-333-346.pdf 11 http://www.cs.columbia.edu/~nahum/w6998/papers/ols2006-hrtimers-slides.pdf 23 - hrtimer base infrastructure 24 - timeofday and clock source management 25 - clock event management 26 - high resolution timer functionality 27 - dynamic ticks 31 --------------------------- 40 - time ordered enqueueing into a rb-tree 41 - independent of ticks (the processing is based on nanoseconds) [all …]
|
/linux-6.15/drivers/clk/microchip/ |
D | clk-mpfs.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright (C) 2020-2022 Microchip Technology Inc. All rights reserved. 7 #include <linux/clk-provider.h> 11 #include <dt-bindings/clock/microchip,mpfs-clock.h> 93 { 0, 1 }, { 1, 2 }, { 2, 4 }, { 3, 8 }, 98 { 1, 2 }, { 2, 4}, { 3, 8 }, 120 void __iomem *mult_addr = msspll_hw->base + msspll_hw->reg_offset; in mpfs_clk_msspll_recalc_rate() 121 void __iomem *ref_div_addr = msspll_hw->base + REG_MSSPLL_REF_CR; in mpfs_clk_msspll_recalc_rate() 159 msspll_hw->base = data->msspll_base; in mpfs_clk_register_mssplls() 160 ret = devm_clk_hw_register(dev, &msspll_hw->hw); in mpfs_clk_register_mssplls() [all …]
|
/linux-6.15/Documentation/RCU/ |
D | RTFP.txt | 4 This document describes RCU-related publications, and is followed by 19 with short-lived threads, such as the K42 research operating system. 20 However, Linux has long-lived tasks, so more is needed. 23 serialization, which is an RCU-like mechanism that relies on the presence 27 that these overheads were not so expensive in the mid-80s. Nonetheless, 28 passive serialization appears to be the first deferred-destruction 30 has lapsed, so this approach may be used in non-GPL software, if desired. 34 In 1987, Rashid et al. described lazy TLB-flush [RichardRashid87a]. 36 this paper helped inspire the update-side batching used in the later 38 a description of Argus that noted that use of out-of-date values can [all …]
|
/linux-6.15/arch/riscv/kvm/ |
D | aia.c | 1 // SPDX-License-Identifier: GPL-2.0 13 #include <linux/irqchip/riscv-imsic.h> 39 raw_spin_lock_irqsave(&hgctrl->lock, flags); in aia_find_hgei() 41 hgei = -1; in aia_find_hgei() 43 if (hgctrl->owners[i] == owner) { in aia_find_hgei() 49 raw_spin_unlock_irqrestore(&hgctrl->lock, flags); in aia_find_hgei() 72 struct kvm_vcpu_aia_csr *csr = &vcpu->arch.aia_context.guest_csr; in kvm_riscv_vcpu_aia_flush_interrupts() 78 if (READ_ONCE(vcpu->arch.irqs_pending_mask[1])) { in kvm_riscv_vcpu_aia_flush_interrupts() 79 mask = xchg_acquire(&vcpu->arch.irqs_pending_mask[1], 0); in kvm_riscv_vcpu_aia_flush_interrupts() 80 val = READ_ONCE(vcpu->arch.irqs_pending[1]) & mask; in kvm_riscv_vcpu_aia_flush_interrupts() [all …]
|
/linux-6.15/include/acpi/ |
D | actbl2.h | 1 /* SPDX-License-Identifier: BSD-3-Clause OR GPL-2.0 */ 4 * Name: actbl2.h - ACPI Table Definitions (tables not in ACPI spec) 6 * Copyright (C) 2000 - 2023, Intel Corp. 52 #define ACPI_SIG_RHCT "RHCT" /* RISC-V Hart Capabilities Table */ 60 * All tables must be byte-packed to match the ACPI specification, since 70 * essentially useless for dealing with packed data in on-disk formats or 79 * AEST - Arm Error Source Table 90 /* Common Subtable header - one per Node Structure (Subtable) */ 110 #define ACPI_AEST_VENDOR_ERROR_NODE 3 137 #define ACPI_AEST_RESOURCE_RESERVED 3 /* 3 and above are reserved */ [all …]
|
/linux-6.15/Documentation/admin-guide/media/ |
D | bttv.rst | 1 .. SPDX-License-Identifier: GPL-2.0 8 ---------------------- 12 ./scripts/config -e PCI 13 ./scripts/config -m I2C 14 ./scripts/config -m INPUT 15 ./scripts/config -m MEDIA_SUPPORT 16 ./scripts/config -e MEDIA_PCI_SUPPORT 17 ./scripts/config -e MEDIA_ANALOG_TV_SUPPORT 18 ./scripts/config -e MEDIA_DIGITAL_TV_SUPPORT 19 ./scripts/config -e MEDIA_RADIO_SUPPORT [all …]
|
/linux-6.15/drivers/iio/addac/ |
D | ad74413r.c | 1 // SPDX-License-Identifier: GPL-2.0 28 #include <dt-bindings/iio/addac/adi,ad74413r.h> 66 * Synchronize consecutive operations when doing a one-shot 98 #define AD74413R_CH_FUNC_SETUP_MASK GENMASK(3, 0) 102 #define AD74413R_ADC_CONFIG_REJECTION_MASK GENMASK(4, 3) 124 #define AD74413R_GPO_CONFIG_DATA_MASK BIT(3) 162 return crc8(ad74413r_crc8_table, buf, 3, 0); in ad74413r_crc() 169 buf[3] = ad74413r_crc(buf); in ad74413r_format_reg_write() 176 ad74413r_format_reg_write(reg, val, st->reg_tx_buf); in ad74413r_reg_write() 178 return spi_write(st->spi, st->reg_tx_buf, AD74413R_FRAME_SIZE); in ad74413r_reg_write() [all …]
|
D | ad74115.c | 1 // SPDX-License-Identifier: GPL-2.0 49 #define AD74115_OUTPUT_SLEW_LIN_STEP_MASK GENMASK(4, 3) 76 #define AD74115_ADC_DATA_RDY_MASK BIT(3) 204 * Synchronize consecutive operations when doing a one-shot 299 static const unsigned int ad74115_dac_rate_step_tbl[][3] = { 332 0, 0, 0, 1, 2, 3, 4, 5 386 [AD74115_ADC_RANGE_12V_BIPOLAR] = { -12000000, 12000000 }, 387 [AD74115_ADC_RANGE_2_5V_BIPOLAR] = { -2500000, 2500000 }, 388 [AD74115_ADC_RANGE_2_5V_NEG] = { -2500000, 0 }, 391 [AD74115_ADC_RANGE_104MV_BIPOLAR] = { -104000, 104000 }, [all …]
|
/linux-6.15/drivers/platform/x86/ |
D | wmi.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * ACPI-WMI mapping driver 5 * Copyright (C) 2007-2008 Carlos Corbacho <carlos@strangeworlds.co.uk> 9 * Copyright (c) 2001-2007 Anton Altaparmakov 12 * WMI bus infrastructure by Andrew Lutomirski and Darren Hart: 36 MODULE_DESCRIPTION("ACPI-WMI Mapping Driver"); 84 #define ACPI_WMI_EVENT BIT(3) /* GUID is an event */ 114 id = wdriver->id_table; in find_guid_context() 118 while (*id->guid_string) { in find_guid_context() 119 if (guid_parse_and_compare(id->guid_string, &wblock->gblock.guid)) in find_guid_context() [all …]
|
/linux-6.15/drivers/usb/storage/ |
D | unusual_devs.h | 1 /* SPDX-License-Identifier: GPL-2.0+ */ 7 * (c) 2000-2002 Matthew Dharm (mdharm-usb@one-eyed-alien.net) 26 * - a patch that adds the entry for your device, including your 29 * - a copy of /sys/kernel/debug/usb/devices with your device plugged in 31 * Send your submission to the USB development list <linux-usb@vger.kernel.org> 42 * In-kernel mode switching is deprecated. Do not add new devices to 71 "CD-Writer+", 74 /* Reported by Ben Efros <ben@pc-doctor.com> */ 82 * Reported by Grant Grundler <grundler@parisc-linux.org> 107 /* Patch submitted by Mihnea-Costin Grigore <mihnea@zulu.ro> */ [all …]
|