Searched full:definitions (Results 1 – 25 of 428) sorted by relevance
12345678910>>...18
/qemu/include/hw/watchdog/ |
H A D | wdt_imx2.h | 34 /* Control Register definitions */ 47 /* Service Register definitions */ 51 /* Reset Status Register definitions */ 55 /* Interrupt Control Register definitions */ 63 /* Misc Control Register definitions */
|
/qemu/linux-headers/asm-mips/ |
H A D | kvm.h | 18 * KVM MIPS specific structures and definitions. 55 * Register set = 0: GP registers from kvm_regs (see definitions below). 67 * Register set = 2: KVM specific registers (see definitions below). 69 * Register set = 3: FPU / MSA registers (see definitions below). 170 * bits[15..8] - Register subset (see definitions below). 200 * KVM MIPS specific structures and definitions
|
H A D | sgidefs.h | 15 * Definitions for the ISA levels 17 * With the introduction of MIPS32 / MIPS64 instruction sets definitions
|
/qemu/linux-headers/asm-loongarch/ |
H A D | kvm.h | 14 * KVM LoongArch specific structures and definitions. 52 * Register set = 0: GP registers from kvm_regs (see definitions below). 56 * Register set = 2: KVM specific registers (see definitions below). 58 * Register set = 3: FPU / SIMD registers (see definitions below).
|
/qemu/linux-user/mips64/ |
H A D | target_errno_defs.h | 5 * The mips64 target uses errno definitions taken from asm-mips/errno.h 6 * so directly use the mips target errno definitions.
|
/qemu/scripts/ |
H A D | cocci-macro-file.h | 60 * Singly-linked List definitions. 76 * Simple queue definitions. 93 * Tail queue definitions.
|
/qemu/target/ppc/ |
H A D | mmu-hash32.h | 13 * Segment register definitions 23 * Block Address Translation (BAT) definitions 39 * Hash page table definitions
|
H A D | mmu-book3s-v3.h | 2 * PowerPC ISAV3 BookS emulation generic mmu definitions for qemu. 26 * Partition table definitions
|
H A D | mmu-hash64.h | 25 * SLB definitions 58 * Hash page table definitions
|
/qemu/target/hexagon/ |
H A D | gen_semantics.c | 42 * Process the instruction definitions in main() 86 * Process the macro definitions in main() 87 * Macros definitions have the following form in main()
|
H A D | README | 28 iclass.def Instruction class definitions used to determine 31 Parser that, given the high-level definitions of an instruction, 130 Instructions with multiple definitions are examples. These require special 216 purposes. You will also notice there are sometimes two definitions of a macro. 234 fGEN_TCG_<tag> definitions followed by including tcg_funcs_generated.c.inc.
|
/qemu/qapi/ |
H A D | cxl.json | 43 # Record Format, Event Record Flags for subfield definitions. 51 # Record, Memory Event Descriptor for bit definitions. 94 # Record Format, Event Record Flags for subfield definitions. 102 # Event Descriptor for bit definitions. 155 # Record Format, Event Record Flags for subfield definitions. 158 # Event Record for bit definitions for bit definiions. 162 # definitions. 166 # definitions. 169 # Payload, Additional Status for subfield definitions.
|
/qemu/linux-headers/asm-generic/ |
H A D | hugetlb_encode.h | 12 * The following definitions are associated with this huge page size 15 * provide definitions based on these with their own specific prefix.
|
/qemu/include/standard-headers/linux/ |
H A D | virtio_types.h | 3 /* Type definitions for virtio implementations. 5 * This header is BSD licensed so anyone can use the definitions to implement
|
H A D | virtio_rng.h | 3 /* This header is BSD licensed so anyone can use the definitions to implement
|
/qemu/target/i386/kvm/ |
H A D | hyperv-proto.h | 2 * Definitions for Hyper-V guest/hypervisor interaction - x86-specific part 180 * Synthetic interrupt controller definitions 193 * Synthetic debugger control definitions
|
/qemu/hw/scsi/ |
H A D | viosrp.h | 2 /* srp.h -- SCSI RDMA Protocol definitions */ 22 /* This file contains structures and definitions for IBM RPA (RS/6000 */ 28 /* between partitions. The definitions in this file are architected, */
|
/qemu/scripts/codeconverter/codeconverter/ |
H A D | qom_macros.py | 113 # This doesn't parse the struct definitions completely, it just assumes 244 """OBJECT_CHECK/OBJECT_CLASS_CHECK/OBJECT_GET_CLASS macro definitions 777 definitions: List[FileMatch] 796 # first we scan for all symbol definitions and usage: 802 index.setdefault(i, SymbolUserList([], [])).definitions.append(d) 817 if len(ul.definitions) == 0: 827 if len(ul.definitions) > 1: 828 ul.definitions[1].warn("%s defined twice", i.name) 829 ul.definitions[0].warn("previously defined here") 833 assert len(ul.definitions) == 1 [all …]
|
/qemu/include/hw/ppc/ |
H A D | spapr_ovec.h | 2 * QEMU SPAPR Option/Architecture Vector Definitions 21 * These definitions/helpers attempt to abstract away this internal
|
H A D | spapr_vio.h | 5 * QEMU sPAPR VIO bus definitions 8 * Based on the s390 virtio bus definitions:
|
/qemu/scripts/coccinelle/ |
H A D | errp-guard.cocci | 101 // Warn when several Error * definitions are in the control flow. 106 // control flow we may have several (in total) Error * definitions in 129 print('Warning: function {} has several definitions of ' 176 // path. Functions with multiple definitions or propagates we want to
|
/qemu/include/hw/i2c/ |
H A D | pnv_i2c_regs.h | 2 * PowerNV I2C Controller Register Definitions 51 * The bit definitions are the same for all the interrupt registers.
|
/qemu/tests/decode/ |
H A D | err_field7.decode | 4 # Diagnose fields whose definitions form a loop
|
/qemu/include/exec/ |
H A D | mmu-access-type.h | 2 * QEMU MMU Access type definitions
|
/qemu/include/hw/pci-host/ |
H A D | ppc4xx.h | 2 * QEMU PowerPC 4xx PCI-host definitions
|
12345678910>>...18