Home
last modified time | relevance | path

Searched full:sm4450 (Results 1 – 24 of 24) sorted by relevance

/linux-6.15/Documentation/devicetree/bindings/clock/
Dqcom,sm4450-camcc.yaml4 $id: http://devicetree.org/schemas/clock/qcom,sm4450-camcc.yaml#
7 title: Qualcomm Camera Clock & Reset Controller on SM4450
15 domains on SM4450
17 See also:: include/dt-bindings/clock/qcom,sm4450-camcc.h
21 const: qcom,sm4450-camcc
53 #include <dt-bindings/clock/qcom,sm4450-gcc.h>
55 compatible = "qcom,sm4450-camcc";
Dqcom,sm4450-dispcc.yaml4 $id: http://devicetree.org/schemas/clock/qcom,sm4450-dispcc.yaml#
7 title: Qualcomm Display Clock & Reset Controller on SM4450
15 domains on SM4450
17 See also:: include/dt-bindings/clock/qcom,sm4450-dispcc.h
21 const: qcom,sm4450-dispcc
57 #include <dt-bindings/clock/qcom,sm4450-gcc.h>
59 compatible = "qcom,sm4450-dispcc";
Dqcom,sm4450-gcc.yaml4 $id: http://devicetree.org/schemas/clock/qcom,sm4450-gcc.yaml#
7 title: Qualcomm Global Clock & Reset Controller on SM4450
15 domains on SM4450
17 See also:: include/dt-bindings/clock/qcom,sm4450-gcc.h
21 const: qcom,sm4450-gcc
46 compatible = "qcom,sm4450-gcc";
Dqcom,sm8450-gpucc.yaml18 include/dt-bindings/clock/qcom,sm4450-gpucc.h
29 - qcom,sm4450-gpucc
Dqcom,rpmhcc.yaml33 - qcom,sm4450-rpmh-clk
/linux-6.15/Documentation/devicetree/bindings/pinctrl/
Dqcom,sm4450-tlmm.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm4450-tlmm.yaml#
7 title: Qualcomm Technologies, Inc. SM4450 TLMM block
13 Top Level Mode Multiplexer pin controller in Qualcomm SM4450 SoC.
20 const: qcom,sm4450-tlmm
44 - $ref: "#/$defs/qcom-sm4450-tlmm-state"
47 $ref: "#/$defs/qcom-sm4450-tlmm-state"
51 qcom-sm4450-tlmm-state:
107 compatible = "qcom,sm4450-tlmm";
/linux-6.15/arch/arm64/boot/dts/qcom/
Dsm4450-qrd.dts8 #include "sm4450.dtsi"
10 model = "Qualcomm Technologies, Inc. SM4450 QRD";
11 compatible = "qcom,sm4450-qrd", "qcom,sm4450";
Dsm4450.dtsi7 #include <dt-bindings/clock/qcom,sm4450-camcc.h>
8 #include <dt-bindings/clock/qcom,sm4450-dispcc.h>
9 #include <dt-bindings/clock/qcom,sm4450-gcc.h>
10 #include <dt-bindings/clock/qcom,sm4450-gpucc.h>
386 compatible = "qcom,sm4450-gcc";
429 compatible = "qcom,sm4450-gpucc";
440 compatible = "qcom,sm4450-camcc";
450 compatible = "qcom,sm4450-dispcc";
464 compatible = "qcom,sm4450-pdc", "qcom,pdc";
474 compatible = "qcom,sm4450-tlmm";
[all …]
DMakefile245 dtb-$(CONFIG_ARCH_QCOM) += sm4450-qrd.dtb
/linux-6.15/drivers/clk/qcom/
DMakefile121 obj-$(CONFIG_SM_CAMCC_4450) += camcc-sm4450.o
129 obj-$(CONFIG_SM_DISPCC_4450) += dispcc-sm4450.o
139 obj-$(CONFIG_SM_GCC_4450) += gcc-sm4450.o
152 obj-$(CONFIG_SM_GPUCC_4450) += gpucc-sm4450.o
DKconfig904 tristate "SM4450 Camera Clock Controller"
908 Support for the camera clock controller on SM4450 devices.
970 tristate "SM4450 Display Clock Controller"
975 SM4450 devices.
1071 tristate "SM4450 Global Clock Controller"
1075 Support for the global clock controller on SM4450 devices.
1189 tristate "SM4450 Graphics Clock Controller"
1193 Support for the graphics clock controller on SM4450 devices.
Dgpucc-sm4450.c12 #include <dt-bindings/clock/qcom,sm4450-gpucc.h>
769 { .compatible = "qcom,sm4450-gpucc" },
796 .name = "gpucc-sm4450",
803 MODULE_DESCRIPTION("QTI GPUCC SM4450 Driver");
Ddispcc-sm4450.c12 #include <dt-bindings/clock/qcom,sm4450-dispcc.h>
735 { .compatible = "qcom,sm4450-dispcc" },
761 .name = "dispcc-sm4450",
768 MODULE_DESCRIPTION("QTI DISPCC SM4450 Driver");
Dcamcc-sm4450.c12 #include <dt-bindings/clock/qcom,sm4450-camcc.h>
1654 { .compatible = "qcom,sm4450-camcc" },
1679 .name = "camcc-sm4450",
1686 MODULE_DESCRIPTION("QTI CAMCC SM4450 Driver");
Dgcc-sm4450.c12 #include <dt-bindings/clock/qcom,sm4450-gcc.h>
2830 { .compatible = "qcom,sm4450-gcc" },
2870 .name = "gcc-sm4450",
2887 MODULE_DESCRIPTION("QTI GCC SM4450 Driver");
Dclk-rpmh.c948 { .compatible = "qcom,sm4450-rpmh-clk", .data = &clk_rpmh_sm4450},
/linux-6.15/Documentation/devicetree/bindings/mfd/
Dqcom,tcsr.yaml36 - qcom,sm4450-tcsr
/linux-6.15/Documentation/devicetree/bindings/cpufreq/
Dcpufreq-qcom-hw.yaml45 - qcom,sm4450-cpufreq-epss
143 - qcom,sm4450-cpufreq-epss
/linux-6.15/Documentation/devicetree/bindings/interrupt-controller/
Dqcom,pdc.yaml44 - qcom,sm4450-pdc
/linux-6.15/drivers/pinctrl/qcom/
DKconfig.msm327 tristate "Qualcomm Technologies Inc SM4450 pin controller driver"
332 Technologies Inc SM4450 platform.
DMakefile52 obj-$(CONFIG_PINCTRL_SM4450) += pinctrl-sm4450.o
Dpinctrl-sm4450.c987 { .compatible = "qcom,sm4450-tlmm", },
993 .name = "sm4450-tlmm",
1013 MODULE_DESCRIPTION("QTI SM4450 TLMM driver");
/linux-6.15/Documentation/devicetree/bindings/arm/
Dqcom.yaml86 sm4450
1006 - qcom,sm4450-qrd
1007 - const: qcom,sm4450
/linux-6.15/drivers/soc/qcom/
Dsocinfo.c435 { qcom_board_id(SM4450) },