Home
last modified time | relevance | path

Searched full:qpic (Results 1 – 18 of 18) sorted by relevance

/linux-6.15/drivers/mtd/nand/
Dqpic_common.c16 #include <linux/mtd/nand-qpic-common.h>
20 * @nandc: qpic nand controller
34 * @nandc: qpic nand controller
77 * @nandc: qpic nand controller
116 * @nandc: qpic nand controller
141 * @nandc: qpic nand controller
221 * @nandc: qpic nand controller
284 * @nandc: qpic nand controller
326 * @nandc: qpic nand controller
415 * @nandc: qpic nand controller
[all …]
/linux-6.15/Documentation/devicetree/bindings/spi/
Dqcom,spi-qpic-snand.yaml4 $id: http://devicetree.org/schemas/spi/qcom,spi-qpic-snand.yaml#
7 title: Qualcomm QPIC NAND controller
13 The QCOM QPIC-SPI-NAND flash controller is an extended version of
14 the QCOM QPIC NAND flash controller. It can work both in serial
17 encoding/decoding using the QPIC ECC HW engine.
/linux-6.15/drivers/pinctrl/qcom/
Dpinctrl-ipq8074.c894 MSM_PIN_FUNCTION(qpic),
908 PINGROUP(0, qpic, blsp5_uart, blsp5_i2c, blsp5_spi, wci2a,
910 PINGROUP(1, qpic, pcm_zsi0, mac1_sa2, blsp3_spi0, NA, burn1, NA, NA,
912 PINGROUP(2, qpic, blsp5_uart, blsp5_i2c, blsp5_spi, wci2a,
914 PINGROUP(3, qpic, mac0_sa1, blsp3_spi0, qdss_cti_trig_out_b0, NA, NA,
916 PINGROUP(4, qpic, mac0_sa1, blsp3_spi0, qdss_cti_trig_in_b0, NA, NA,
918 PINGROUP(5, qpic, blsp4_uart0, blsp4_i2c0, blsp4_spi0, mac2_sa1,
920 PINGROUP(6, qpic, blsp4_uart0, blsp4_i2c0, blsp4_spi0, mac2_sa1,
922 PINGROUP(7, qpic, blsp4_uart0, blsp4_spi0, NA, NA, NA, NA, NA, NA),
923 PINGROUP(8, qpic, blsp4_uart0, blsp4_spi0, NA, NA, NA, NA, NA, NA),
[all …]
Dpinctrl-ipq4019.c507 QCA_PIN_FUNCTION(qpic),
619 PINGROUP(52, qpic, mdc, pcie, i2s_tx, NA, NA, NA, tm, wifi0, wifi1, NA,
621 PINGROUP(53, qpic, mdio, i2s_tx, prng_rosc, NA, tm, wifi0, wifi1, NA,
623 PINGROUP(54, qpic, blsp_spi0, i2s_td, NA, pmu, NA, NA, NA, tm, NA, NA,
625 PINGROUP(55, qpic, blsp_spi0, i2s_td, NA, pmu, NA, NA, NA, tm, NA, NA,
627 PINGROUP(56, qpic, blsp_spi0, i2s_td, NA, NA, tm, wifi0, wifi1, NA, NA,
629 PINGROUP(57, qpic, blsp_spi0, i2s_tx, NA, NA, tm, wifi0, wifi1, NA, NA,
631 PINGROUP(58, qpic, led2, blsp_i2c0, smart3, smart1, i2s_rx, NA, NA, tm,
633 PINGROUP(59, qpic, blsp_i2c0, smart3, smart1, i2s_spdif_in, NA, NA, NA,
635 PINGROUP(60, qpic, blsp_uart0, smart1, smart3, led0, i2s_tx, i2s_rx,
[all …]
/linux-6.15/include/linux/mtd/
Dnand-qpic-common.h3 * QCOM QPIC common APIs header file
360 * @qspi: qpic spi structure
381 * @max_cwperpage: maximum QPIC codewords required. calculated
409 /* will be used only by QPIC for BAM DMA */
450 * @nandc_part_of_qpic - whether NAND controller is part of qpic IP
451 * @qpic_version2 - flag to indicate QPIC IP version 2
/linux-6.15/arch/arm/boot/dts/qcom/
Dqcom-ipq4019-ap.dk07.1.dtsi45 function = "qpic";
Dqcom-ipq4019-ap.dk04.1.dtsi66 function = "qpic";
/linux-6.15/Documentation/devicetree/bindings/interconnect/
Dqcom,sdx75-rpmh.yaml67 - description: RPMH CC QPIC Clock
/linux-6.15/Documentation/devicetree/bindings/pinctrl/
Dqcom,ipq4019-pinctrl.yaml72 prng_rosc, qpic, rgmii, rmii, sdio, smart0, smart1,
Dqcom,ipq8074-pinctrl.yaml86 qdss_tracedata_b, qpic, rx0, rx1, rx2, sd_card, sd_write,
/linux-6.15/drivers/spi/
DKconfig940 tristate "QPIC SNAND controller"
944 QPIC_SNAND (QPIC SPI NAND) driver for Qualcomm QPIC controller.
945 QPIC controller supports both parallel nand and serial nand.
946 This config will enable serial nand driver for QPIC controller.
DMakefile120 obj-$(CONFIG_SPI_QPIC_SNAND) += spi-qpic-snand.o
Dspi-qpic-snand.c22 #include <linux/mtd/nand-qpic-common.h>
1629 MODULE_DESCRIPTION("SPI driver for QPIC QSPI cores");
/linux-6.15/drivers/bus/
Dqcom-ebi2.c4 * an older version of the Qualcomm Parallel Interface Controller (QPIC)
/linux-6.15/arch/arm64/boot/dts/qcom/
Dipq8074.dtsi354 qpic_pins: qpic-state {
360 function = "qpic";
Dipq6018.dtsi387 qpic_pins: qpic-state {
/linux-6.15/drivers/mtd/nand/raw/
Dqcom_nandc.c18 #include <linux/mtd/nand-qpic-common.h>
1900 /* configure CMD1 and VLD for ONFI param probing in QPIC v1 */ in qcom_param_page_type_exec()
/linux-6.15/drivers/clk/qcom/
Dclk-smd-rpm.c483 DEFINE_CLK_SMD_RPM(qpic, QCOM_SMD_RPM_QPIC_CLK, 0);