Home
last modified time | relevance | path

Searched +full:0 +full:xbc (Results 1 – 25 of 70) sorted by relevance

123

/qemu/tests/unit/
H A Dtest-crypto-der.c27 "\x30\x82\x01\x39" /* SEQUENCE, offset: 0, length: 313 */
43 "\x8d\x05\x48\xdd\xff\x5c\x30\xbc\x6b\xc4\x18\x9d\xfc\xa2\xd0\x9b"
60 "\x30\x82\x04\xa6" /* SEQUENCE, offset: 0, length 1190 */
84 "\x5b\xac\x77\x65\xf1\xbc\x2f\x2a\xe5\x01\x61\xb8\x9f\xee\x53\x25"
125 "\x54\x6f\xf2\xea\x55\xcb\x40\x40\x58\xec\xc0\xeb\x90\x88\x8c\xbc"
146 "\x88\x14\x33\xe6\xbc\xca\x6b\x88\x90\x57\x3b\x0c\xa3\x6e\x47\xdf"
151 "\x30\x53" /* SEQUENCE, offset 0, length 83 */
164 "\x30\x77" /* SEQUENCE, offset 0, length 119 */
169 "\xa0\x0a" /* CONTEXT SPECIFIC 0, offset 39, length 10 */
177 "\x3a\x6b\x5b\xbc\x0d\x33\xba\xbb\xd4\xa3\xff\x4f\x9e\xdd\xf5\x59"
[all …]
H A Dtest-crypto-xts.c46 { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
47 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 },
48 { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
49 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 },
50 0,
52 { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
53 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
54 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
55 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 },
56 { 0x91, 0x7c, 0xf6, 0x9e, 0xbd, 0x68, 0xb2, 0xec,
[all …]
H A Dtest-crypto-akcipher.c29 0x30, 0x82, 0x02, 0x5c, 0x02, 0x01, 0x00, 0x02,
30 0x81, 0x81, 0x00, 0xe6, 0x4d, 0x76, 0x4f, 0xb2,
31 0x97, 0x09, 0xad, 0x9d, 0x17, 0x33, 0xf2, 0x30,
32 0x42, 0x83, 0xa9, 0xcb, 0x49, 0xa4, 0x2e, 0x59,
33 0x5e, 0x75, 0x51, 0xd1, 0xac, 0xc8, 0x86, 0x3e,
34 0xdb, 0x72, 0x2e, 0xb2, 0xf7, 0xc3, 0x5b, 0xc7,
35 0xea, 0xed, 0x30, 0xd1, 0xf7, 0x37, 0xee, 0x9d,
36 0x36, 0x59, 0x6f, 0xf8, 0xce, 0xc0, 0x5c, 0x82,
37 0x80, 0x37, 0x83, 0xd7, 0x45, 0x6a, 0xe9, 0xea,
38 0xc5, 0x3a, 0x59, 0x6b, 0x34, 0x31, 0x44, 0x00,
[all …]
H A Dcheck-qjson.c44 g_string_erase(json, 0, 1); in to_json_str()
87 for (i = 0; test_cases[i].json_in; i++) { in escaped_string()
88 for (j = 0; j < 2; j++) { in escaped_string()
118 for (i = 0; test_cases[i]; i++) { in string_with_quotes()
144 /* 0 Control characters */ in utf8_string()
172 "\xCE\xBA\xE1\xBD\xB9\xCF\x83\xCE\xBC\xCE\xB5", in utf8_string()
173 "\xCE\xBA\xE1\xBD\xB9\xCF\x83\xCE\xBC\xCE\xB5", in utf8_string()
186 * case under 0. Test the first 1 byte non-control character in utf8_string()
246 "\xEF\xBF\xBC", in utf8_string()
247 "\xEF\xBF\xBC", in utf8_string()
[all …]
H A Dtest-crypto-afsplit.c64 "\x9e\xbc\xfe\x0c\x92\x79\xb3\xec"
110 return '0' + i; in hex()
121 for (i = 0; i < len; i++) { in hex_string()
122 hexstr[i * 2] = hex((bytes[i] >> 4) & 0xf); in hex_string()
123 hexstr[i * 2 + 1] = hex(bytes[i] & 0xf); in hex_string()
125 hexstr[len * 2] = '\0'; in hex_string()
159 memset(key, 0, data->blocklen); in test_afsplit()
185 g_assert(qcrypto_init(NULL) == 0); in main()
187 for (i = 0; i < G_N_ELEMENTS(test_data); i++) { in main()
/qemu/tests/bench/
H A Dtest_akcipher_keys.c.inc12 0x30, 0x82, 0x02, 0x5c, 0x02, 0x01, 0x00, 0x02,
13 0x81, 0x81, 0x00, 0xe6, 0x4d, 0x76, 0x4f, 0xb2,
14 0x97, 0x09, 0xad, 0x9d, 0x17, 0x33, 0xf2, 0x30,
15 0x42, 0x83, 0xa9, 0xcb, 0x49, 0xa4, 0x2e, 0x59,
16 0x5e, 0x75, 0x51, 0xd1, 0xac, 0xc8, 0x86, 0x3e,
17 0xdb, 0x72, 0x2e, 0xb2, 0xf7, 0xc3, 0x5b, 0xc7,
18 0xea, 0xed, 0x30, 0xd1, 0xf7, 0x37, 0xee, 0x9d,
19 0x36, 0x59, 0x6f, 0xf8, 0xce, 0xc0, 0x5c, 0x82,
20 0x80, 0x37, 0x83, 0xd7, 0x45, 0x6a, 0xe9, 0xea,
21 0xc5, 0x3a, 0x59, 0x6b, 0x34, 0x31, 0x44, 0x00,
[all …]
/qemu/hw/audio/
H A Dpl041.hx14 REGISTER( rxcr1, 0x00 )
15 REGISTER( txcr1, 0x04 )
16 REGISTER( sr1, 0x08 )
17 REGISTER( isr1, 0x0C )
18 REGISTER( ie1, 0x10 )
19 REGISTER( rxcr2, 0x14 )
20 REGISTER( txcr2, 0x18 )
21 REGISTER( sr2, 0x1C )
22 REGISTER( isr2, 0x20 )
23 REGISTER( ie2, 0x24 )
[all …]
/qemu/include/hw/ssi/
H A Dxilinx_spips.h37 #define XLNX_SPIPS_R_MAX (0x100 / 4)
39 #define XLNX_ZYNQMP_SPIPS_R_MAX (0x200 / 4)
47 READ = 0x3, READ_4 = 0x13,
48 FAST_READ = 0xb, FAST_READ_4 = 0x0c,
49 DOR = 0x3b, DOR_4 = 0x3c,
50 QOR = 0x6b, QOR_4 = 0x6c,
51 DIOR = 0xbb, DIOR_4 = 0xbc,
52 QIOR = 0xeb, QIOR_4 = 0xec,
54 PP = 0x2, PP_4 = 0x12,
55 DPP = 0xa2,
[all …]
/qemu/hw/uefi/
H A Dvar-service-guid.c15 .data = UUID_LE(0x8be4df61, 0x93ca, 0x11d2, 0xaa, 0x0d,
16 0x00, 0xe0, 0x98, 0x03, 0x2b, 0x8c)
20 .data = UUID_LE(0xd719b2cb, 0x3d3a, 0x4596, 0xa3, 0xbc,
21 0xda, 0xd0, 0x0e, 0x67, 0x65, 0x6f)
25 .data = UUID_LE(0xc076ec0c, 0x7028, 0x4399, 0xa0, 0x72,
26 0x71, 0xee, 0x5c, 0x44, 0x8b, 0x9f)
30 .data = UUID_LE(0xf0a30bc7, 0xaf08, 0x4556, 0x99, 0xc4,
31 0x0, 0x10, 0x9, 0xc9, 0x3a, 0x44)
37 .data = UUID_LE(0xc1c41626, 0x504c, 0x4092, 0xac, 0xa9,
38 0x41, 0xf9, 0x36, 0x93, 0x43, 0x28)
[all …]
/qemu/hw/ide/
H A Dahci-allwinner.c27 #define ALLWINNER_AHCI_BISTAFR ((0xa0 - ALLWINNER_AHCI_MMIO_OFF) / 4)
28 #define ALLWINNER_AHCI_BISTCR ((0xa4 - ALLWINNER_AHCI_MMIO_OFF) / 4)
29 #define ALLWINNER_AHCI_BISTFCTR ((0xa8 - ALLWINNER_AHCI_MMIO_OFF) / 4)
30 #define ALLWINNER_AHCI_BISTSR ((0xac - ALLWINNER_AHCI_MMIO_OFF) / 4)
31 #define ALLWINNER_AHCI_BISTDECR ((0xb0 - ALLWINNER_AHCI_MMIO_OFF) / 4)
32 #define ALLWINNER_AHCI_DIAGNR0 ((0xb4 - ALLWINNER_AHCI_MMIO_OFF) / 4)
33 #define ALLWINNER_AHCI_DIAGNR1 ((0xb8 - ALLWINNER_AHCI_MMIO_OFF) / 4)
34 #define ALLWINNER_AHCI_OOBR ((0xbc - ALLWINNER_AHCI_MMIO_OFF) / 4)
35 #define ALLWINNER_AHCI_PHYCS0R ((0xc0 - ALLWINNER_AHCI_MMIO_OFF) / 4)
36 #define ALLWINNER_AHCI_PHYCS1R ((0xc4 - ALLWINNER_AHCI_MMIO_OFF) / 4)
[all …]
H A Dide-internal.h16 #define ATA_DEV_SELECT 0x10
20 #define ATA_DEV_ALWAYS_ON 0xA0
21 #define ATA_DEV_LBA 0x40
22 #define ATA_DEV_LBA_MSB 0x0F /* LBA 24:27 */
23 #define ATA_DEV_HS 0x0F /* HS 3:0 */
27 #define ERR_STAT 0x01
28 #define INDEX_STAT 0x02
29 #define ECC_STAT 0x04 /* Corrected error */
30 #define DRQ_STAT 0x08
31 #define SEEK_STAT 0x10
[all …]
/qemu/crypto/
H A Dsm4.c16 0xd6, 0x90, 0xe9, 0xfe, 0xcc, 0xe1, 0x3d, 0xb7,
17 0x16, 0xb6, 0x14, 0xc2, 0x28, 0xfb, 0x2c, 0x05,
18 0x2b, 0x67, 0x9a, 0x76, 0x2a, 0xbe, 0x04, 0xc3,
19 0xaa, 0x44, 0x13, 0x26, 0x49, 0x86, 0x06, 0x99,
20 0x9c, 0x42, 0x50, 0xf4, 0x91, 0xef, 0x98, 0x7a,
21 0x33, 0x54, 0x0b, 0x43, 0xed, 0xcf, 0xac, 0x62,
22 0xe4, 0xb3, 0x1c, 0xa9, 0xc9, 0x08, 0xe8, 0x95,
23 0x80, 0xdf, 0x94, 0xfa, 0x75, 0x8f, 0x3f, 0xa6,
24 0x47, 0x07, 0xa7, 0xfc, 0xf3, 0x73, 0x17, 0xba,
25 0x83, 0x59, 0x3c, 0x19, 0xe6, 0x85, 0x4f, 0xa8,
[all …]
/qemu/include/hw/net/
H A Dallwinner_emac.h39 #define EMAC_CTL_REG 0x00
41 #define EMAC_TX_MODE_REG 0x04
42 #define EMAC_TX_FLOW_REG 0x08
43 #define EMAC_TX_CTL0_REG 0x0C
44 #define EMAC_TX_CTL1_REG 0x10
45 #define EMAC_TX_INS_REG 0x14
46 #define EMAC_TX_PL0_REG 0x18
47 #define EMAC_TX_PL1_REG 0x1C
48 #define EMAC_TX_STA_REG 0x20
49 #define EMAC_TX_IO_DATA_REG 0x24
[all …]
/qemu/hw/misc/
H A Dallwinner-sramc.c37 REG_SRAM_CTL1_CFG = 0x04, /* SRAM Control register 1 */
38 REG_SRAM_VER = 0x24, /* SRAM Version register */
39 REG_SRAM_R40_SOFT_ENTRY_REG0 = 0xbc,
45 #define SRAM_VERSION_SUN8I_R40 0x1701
52 uint64_t val = 0; in allwinner_sramc_read()
69 qemu_log_mask(LOG_GUEST_ERROR, "%s: out-of-bounds offset 0x%04x\n", in allwinner_sramc_read()
71 return 0; in allwinner_sramc_read()
98 qemu_log_mask(LOG_GUEST_ERROR, "%s: out-of-bounds offset 0x%04x\n", in allwinner_sramc_write()
133 s->sram_ctl1 = 0x1300; in allwinner_sramc_reset()
/qemu/hw/sd/
H A Dpl181.c87 #define PL181_CMD_INDEX 0x3f
94 #define PL181_DATA_ENABLE (1 << 0)
99 #define PL181_STATUS_CMDCRCFAIL (1 << 0)
133 { 0x81, 0x11, 0x04, 0x00, 0x0d, 0xf0, 0x05, 0xb1 };
138 for (i = 0; i < 2; i++) { in pl181_update()
139 qemu_set_irq(s->irq[i], (s->status & s->mask[i]) != 0); in pl181_update()
161 if (s->fifo_len == 0) { in pl181_fifo_pop()
163 return 0; in pl181_fifo_pop()
182 if (rlen < 0) in pl181_do_command()
185 if (rlen == 0 || (rlen == 4 && (s->cmd & PL181_CMD_LONGRESP))) in pl181_do_command()
[all …]
/qemu/include/hw/acpi/
H A Dtpm.h26 #define TPM_TIS_ADDR_BASE 0xFED40000
27 #define TPM_TIS_ADDR_SIZE 0x5000
35 #define TPM_TIS_REG_ACCESS 0x00
36 #define TPM_TIS_REG_INT_ENABLE 0x08
37 #define TPM_TIS_REG_INT_VECTOR 0x0c
38 #define TPM_TIS_REG_INT_STATUS 0x10
39 #define TPM_TIS_REG_INTF_CAPABILITY 0x14
40 #define TPM_TIS_REG_STS 0x18
41 #define TPM_TIS_REG_DATA_FIFO 0x24
42 #define TPM_TIS_REG_INTERFACE_ID 0x30
[all …]
/qemu/pc-bios/keymaps/
H A Dfr-ca11 # 0: Shift
33 # evdev 1 (0x1), QKeyCode "esc", number 0x1
34 Escape 0x01
36 # evdev 2 (0x2), QKeyCode "1", number 0x2
37 1 0x02
38 exclam 0x02 shift
39 plusminus 0x02 altgr
41 # evdev 3 (0x3), QKeyCode "2", number 0x3
42 2 0x03
43 quotedbl 0x03 shift
[all …]
H A Dja11 # 0: Shift
33 # evdev 1 (0x1), QKeyCode "esc", number 0x1
34 Escape 0x01
36 # evdev 2 (0x2), QKeyCode "1", number 0x2
37 1 0x02
38 exclam 0x02 shift
40 # evdev 3 (0x3), QKeyCode "2", number 0x3
41 2 0x03
42 quotedbl 0x03 shift
44 # evdev 4 (0x4), QKeyCode "3", number 0x4
[all …]
H A Dru11 # 0: Shift
33 # evdev 1 (0x1), QKeyCode "esc", number 0x1
34 Escape 0x01
36 # evdev 2 (0x2), QKeyCode "1", number 0x2
37 1 0x02
38 exclam 0x02 shift
40 # evdev 3 (0x3), QKeyCode "2", number 0x3
41 2 0x03
42 quotedbl 0x03 shift
44 # evdev 4 (0x4), QKeyCode "3", number 0x4
[all …]
H A Dmk11 # 0: Shift
33 # evdev 1 (0x1), QKeyCode "esc", number 0x1
34 Escape 0x01
36 # evdev 2 (0x2), QKeyCode "1", number 0x2
37 1 0x02
38 exclam 0x02 shift
40 # evdev 3 (0x3), QKeyCode "2", number 0x3
41 2 0x03
42 doublelowquotemark 0x03 shift
44 # evdev 4 (0x4), QKeyCode "3", number 0x4
[all …]
H A Den-us11 # 0: Shift
33 # evdev 1 (0x1), QKeyCode "esc", number 0x1
34 Escape 0x01
36 # evdev 2 (0x2), QKeyCode "1", number 0x2
37 1 0x02
38 exclam 0x02 shift
40 # evdev 3 (0x3), QKeyCode "2", number 0x3
41 2 0x03
42 at 0x03 shift
44 # evdev 4 (0x4), QKeyCode "3", number 0x4
[all …]
H A Dth11 # 0: Shift
33 # evdev 1 (0x1), QKeyCode "esc", number 0x1
34 Escape 0x01
36 # evdev 2 (0x2), QKeyCode "1", number 0x2
37 Thai_lakkhangyao 0x02
38 plus 0x02 shift
40 # evdev 3 (0x3), QKeyCode "2", number 0x3
41 slash 0x03
42 Thai_leknung 0x03 shift
44 # evdev 4 (0x4), QKeyCode "3", number 0x4
[all …]
H A Det11 # 0: Shift
33 # evdev 1 (0x1), QKeyCode "esc", number 0x1
34 Escape 0x01
36 # evdev 2 (0x2), QKeyCode "1", number 0x2
37 U1369 0x02
38 U1372 0x02 shift
40 # evdev 3 (0x3), QKeyCode "2", number 0x3
41 U136A 0x03
42 U1373 0x03 shift
44 # evdev 4 (0x4), QKeyCode "3", number 0x4
[all …]
H A Dno11 # 0: Shift
33 # evdev 1 (0x1), QKeyCode "esc", number 0x1
34 Escape 0x01
36 # evdev 2 (0x2), QKeyCode "1", number 0x2
37 1 0x02
38 exclam 0x02 shift
39 exclamdown 0x02 altgr
40 onesuperior 0x02 shift altgr
42 # evdev 3 (0x3), QKeyCode "2", number 0x3
43 2 0x03
[all …]
H A Dpl11 # 0: Shift
33 # evdev 1 (0x1), QKeyCode "esc", number 0x1
34 Escape 0x01
36 # evdev 2 (0x2), QKeyCode "1", number 0x2
37 1 0x02
38 exclam 0x02 shift
39 notequal 0x02 altgr
40 exclamdown 0x02 shift altgr
42 # evdev 3 (0x3), QKeyCode "2", number 0x3
43 2 0x03
[all …]

123