/linux-5.10/drivers/net/ethernet/atheros/alx/ |
D | reg.h | 38 #define ALX_DEV_ID_AR8161 0x1091 39 #define ALX_DEV_ID_E2200 0xe091 40 #define ALX_DEV_ID_E2400 0xe0a1 41 #define ALX_DEV_ID_E2500 0xe0b1 42 #define ALX_DEV_ID_AR8162 0x1090 43 #define ALX_DEV_ID_AR8171 0x10A1 44 #define ALX_DEV_ID_AR8172 0x10A0 47 * bit(0): with xD support 52 #define ALX_REV_A0 0 57 #define ALX_DEV_CTRL 0x0060 [all …]
|
/linux-5.10/drivers/net/ethernet/intel/fm10k/ |
D | fm10k_type.h | 16 #define FM10K_DEV_ID_PF 0x15A4 17 #define FM10K_DEV_ID_VF 0x15A5 18 #define FM10K_DEV_ID_SDI_FM10420_QDA2 0x15D0 19 #define FM10K_DEV_ID_SDI_FM10420_DA2 0x15D5 25 #define FM10K_48_BIT_MASK 0x0000FFFFFFFFFFFFull 26 #define FM10K_STAT_VALID 0x80000000 29 #define FM10K_PCIE_LINK_CAP 0x7C 30 #define FM10K_PCIE_LINK_STATUS 0x82 31 #define FM10K_PCIE_LINK_WIDTH 0x3F0 32 #define FM10K_PCIE_LINK_WIDTH_1 0x10 [all …]
|
/linux-5.10/arch/arm/boot/dts/ |
D | qcom-ipq8064.dtsi | 21 #size-cells = <0>; 23 cpu@0 { 27 reg = <0>; 51 reg = <0x0 0x0>; 66 reg = <0x40000000 0x1000000>; 71 reg = <0x41000000 0x200000>; 79 #clock-cells = <0>; 85 #clock-cells = <0>; 92 #clock-cells = <0>; 119 reg = <0x28100000 0x10000>; [all …]
|
D | at91sam9260.dtsi | 40 #size-cells = <0>; 42 cpu@0 { 45 reg = <0>; 51 reg = <0x20000000 0x04000000>; 57 #clock-cells = <0>; 58 clock-frequency = <0>; 63 #clock-cells = <0>; 64 clock-frequency = <0>; 69 #clock-cells = <0>; 76 reg = <0x002ff000 0x2000>; [all …]
|
D | armada-xp-98dx3236.dtsi | 28 #size-cells = <0>; 31 cpu@0 { 34 reg = <0>; 35 clocks = <&cpuclk 0>; 43 ranges = <MBUS_ID(0xf0, 0x01) 0 0 0xf1000000 0x100000 44 MBUS_ID(0x01, 0x1d) 0 0 0xfff00000 0x100000 45 MBUS_ID(0x01, 0x2f) 0 0 0xf0000000 0x1000000 46 MBUS_ID(0x03, 0x00) 0 0 0xa8000000 0x4000000 47 MBUS_ID(0x08, 0x00) 0 0 0xac000000 0x100000>; 51 reg = <MBUS_ID(0x01, 0x1d) 0 0x100000>; [all …]
|
D | omap2.dtsi | 32 #address-cells = <0>; 33 #size-cells = <0>; 64 reg = <0x480a6000 0x50>; 72 reg = <0x480b2000 0x1000>; 80 reg = <0x480FE000 0x1000>; 85 reg = <0x48056000 0x4>, 86 <0x4805602c 0x4>, 87 <0x48056028 0x4>; 101 ranges = <0 0x48056000 0x1000>; 103 sdma: dma-controller@0 { [all …]
|
/linux-5.10/sound/pci/echoaudio/ |
D | echoaudio_dsp.h | 97 #define CHI32_VECTOR_BUSY 0x00000001 98 #define CHI32_STATUS_REG_HF3 0x00000008 99 #define CHI32_STATUS_REG_HF4 0x00000010 100 #define CHI32_STATUS_REG_HF5 0x00000020 101 #define CHI32_STATUS_HOST_READ_FULL 0x00000004 102 #define CHI32_STATUS_HOST_WRITE_EMPTY 0x00000002 103 #define CHI32_STATUS_IRQ 0x00000040 112 #define DSP_FNC_SET_COMMPAGE_ADDR 0x02 113 #define DSP_FNC_LOAD_LAYLA_ASIC 0xa0 114 #define DSP_FNC_LOAD_GINA24_ASIC 0xa0 [all …]
|
/linux-5.10/drivers/video/fbdev/nvidia/ |
D | nv_setup.c | 62 VGA_WR08(par->PCIO, par->IOBase + 0x04, index); in NVWriteCrtc() 63 VGA_WR08(par->PCIO, par->IOBase + 0x05, value); in NVWriteCrtc() 67 VGA_WR08(par->PCIO, par->IOBase + 0x04, index); in NVReadCrtc() 68 return (VGA_RD08(par->PCIO, par->IOBase + 0x05)); in NVReadCrtc() 94 tmp = VGA_RD08(par->PCIO, par->IOBase + 0x0a); in NVWriteAttr() 96 index &= ~0x20; in NVWriteAttr() 98 index |= 0x20; in NVWriteAttr() 106 tmp = VGA_RD08(par->PCIO, par->IOBase + 0x0a); in NVReadAttr() 108 index &= ~0x20; in NVReadAttr() 110 index |= 0x20; in NVReadAttr() [all …]
|
/linux-5.10/Documentation/filesystems/ext4/ |
D | super.rst | 12 number is either 0 or a power of 3, 5, or 7. If the flag is not set, 29 * - 0x0 33 * - 0x4 37 * - 0x8 41 * - 0xC 45 * - 0x10 49 * - 0x14 53 is typically 0 for all other block sizes. 54 * - 0x18 58 * - 0x1C [all …]
|
/linux-5.10/drivers/media/pci/pluto2/ |
D | pluto2.c | 35 #define REG_PCAR 0x0020 /* PC address register */ 36 #define REG_TSCR 0x0024 /* TS ctrl & status */ 37 #define REG_MISC 0x0028 /* miscellaneous */ 38 #define REG_MMAC 0x002c /* MSB MAC address */ 39 #define REG_IMAC 0x0030 /* ISB MAC address */ 40 #define REG_LMAC 0x0034 /* LSB MAC address */ 41 #define REG_SPID 0x0038 /* SPI data */ 42 #define REG_SLCS 0x003c /* serial links ctrl/status */ 44 #define PID0_NOFIL (0x0001 << 16) 45 #define PIDn_ENP (0x0001 << 15) [all …]
|
/linux-5.10/drivers/media/usb/siano/ |
D | smsusb.c | 24 #define USB1_BUFFER_SIZE 0x1000 25 #define USB2_BUFFER_SIZE 0x2000 97 if ((urb->actual_length > 0) && (urb->status == 0)) { in smsusb_onresponse() 126 surb->cb->offset = 0; in smsusb_onresponse() 180 for (i = 0; i < MAX_URBS; i++) { in smsusb_stop_streaming() 194 for (i = 0; i < MAX_URBS; i++) { in smsusb_start_streaming() 196 if (rc < 0) { in smsusb_start_streaming() 255 if (id < 0) in smsusb1_load_firmware() 266 if (rc < 0) { in smsusb1_load_firmware() 272 if (rc < 0) { in smsusb1_load_firmware() [all …]
|
/linux-5.10/arch/powerpc/kernel/ |
D | head_40x.S | 82 . = 0xc0 104 stw r10,crit_r10@l(0); /* save two registers to work with */\ 105 stw r11,crit_r11@l(0); \ 130 stw r1,0(r11); \ 132 rlwinm r9,r9,0,14,12; /* clear MSR_WE (necessary?) */\ 164 * 0x0100 - Critical Interrupt Exception 166 CRITICAL_EXCEPTION(0x0100, CriticalInterrupt, unknown_exception) 169 * 0x0200 - Machine Check Exception 171 CRITICAL_EXCEPTION(0x0200, MachineCheck, machine_check_exception) 174 * 0x0300 - Data Storage Exception [all …]
|
/linux-5.10/drivers/net/ethernet/8390/ |
D | wd.c | 49 {0x300, 0x280, 0x380, 0x240, 0}; 65 #define WD_START_PG 0x00 /* First page of TX buffer */ 66 #define WD03_STOP_PG 0x20 /* Last page +1 of RX ring */ 67 #define WD13_STOP_PG 0x40 /* Last page +1 of RX ring */ 69 #define WD_CMDREG 0 /* Offset to ASIC command register. */ 70 #define WD_RESET 0x80 /* Board reset, in WD_CMDREG. */ 71 #define WD_MEMENB 0x40 /* Enable the shared memory. */ 73 #define ISA16 0x80 /* Enable 16 bit access from the ISA bus. */ 74 #define NIC16 0x40 /* Enable 16 bit access from the 8390. */ 96 if (base_addr > 0x1ff) { /* Check a user specified location. */ in do_wd_probe() [all …]
|
/linux-5.10/drivers/pci/controller/ |
D | vmd.c | 23 #define VMD_CFGBAR 0 27 #define PCI_REG_VMCAP 0x40 28 #define BUS_RESTRICT_CAP(vmcap) (vmcap & 0x1) 29 #define PCI_REG_VMCONFIG 0x44 30 #define BUS_RESTRICT_CFG(vmcfg) ((vmcfg >> 8) & 0x3) 31 #define PCI_REG_VMLOCK 0x70 32 #define MB2_SHADOW_EN(vmlock) (vmlock & 0x2) 34 #define MB2_SHADOW_OFFSET 0x2000 43 VMD_FEAT_HAS_MEMBAR_SHADOW = (1 << 0), 137 msg->data = 0; in vmd_compose_msi_msg() [all …]
|
/linux-5.10/drivers/net/wireless/ath/ath10k/ |
D | coredump.c | 18 {0x800, 0x810}, 19 {0x820, 0x82C}, 20 {0x830, 0x8F4}, 21 {0x90C, 0x91C}, 22 {0xA14, 0xA18}, 23 {0xA84, 0xA94}, 24 {0xAA8, 0xAD4}, 25 {0xADC, 0xB40}, 26 {0x1000, 0x10A4}, 27 {0x10BC, 0x111C}, [all …]
|
/linux-5.10/drivers/media/platform/sunxi/sun6i-csi/ |
D | sun6i_csi.c | 79 dev_dbg(sdev->dev, "Unsupported mbus code: 0x%x\n", in sun6i_csi_is_format_supported() 85 dev_dbg(sdev->dev, "Unsupported pixformat: 0x%x\n", in sun6i_csi_is_format_supported() 142 dev_dbg(sdev->dev, "Unsupported mbus code: 0x%x\n", in sun6i_csi_is_format_supported() 157 dev_dbg(sdev->dev, "Unsupported pixformat: 0x%x\n", pixformat); in sun6i_csi_is_format_supported() 172 regmap_update_bits(regmap, CSI_EN_REG, CSI_EN_CSI_EN, 0); in sun6i_csi_set_power() 180 return 0; in sun6i_csi_set_power() 206 return 0; in sun6i_csi_set_power() 221 if ((mbus_code & 0xF000) != 0x2000) in get_csi_input_format() 299 dev_warn(sdev->dev, "Unsupported pixformat: 0x%x\n", pixformat); in get_csi_output_format() 310 if ((mbus_code & 0xF000) != 0x2000) in get_csi_input_seq() [all …]
|
/linux-5.10/drivers/media/pci/ivtv/ |
D | ivtv-cards.c | 36 .demod = { 0x43, I2C_CLIENT_END }, 37 .tv = { 0x61, 0x60, I2C_CLIENT_END }, 42 .radio = { 0x60, I2C_CLIENT_END }, 43 .demod = { 0x43, I2C_CLIENT_END }, 44 .tv = { 0x61, I2C_CLIENT_END }, 51 .tv = { 0x4b, I2C_CLIENT_END }, 58 must be added under vendor 0x4444 (Conexant) as subsystem IDs. 74 { IVTV_CARD_INPUT_VID_TUNER, 0, IVTV_SAA71XX_COMPOSITE4 }, 98 .video_output = 0, 130 { IVTV_CARD_INPUT_VID_TUNER, 0, IVTV_SAA71XX_COMPOSITE4 }, [all …]
|
/linux-5.10/drivers/misc/habanalabs/include/gaudi/asic_reg/ |
D | psoc_global_conf_masks.h | 23 #define PSOC_GLOBAL_CONF_NON_RST_FLOPS_VAL_SHIFT 0 24 #define PSOC_GLOBAL_CONF_NON_RST_FLOPS_VAL_MASK 0xFFFFFFFF 27 #define PSOC_GLOBAL_CONF_PCI_FW_FSM_EN_SHIFT 0 28 #define PSOC_GLOBAL_CONF_PCI_FW_FSM_EN_MASK 0x1 31 #define PSOC_GLOBAL_CONF_BOOT_SEQ_RE_START_IND_SHIFT 0 32 #define PSOC_GLOBAL_CONF_BOOT_SEQ_RE_START_IND_MASK 0x1 35 #define PSOC_GLOBAL_CONF_BTM_FSM_STATE_SHIFT 0 36 #define PSOC_GLOBAL_CONF_BTM_FSM_STATE_MASK 0xF 39 #define PSOC_GLOBAL_CONF_SW_BTM_FSM_CTRL_SHIFT 0 40 #define PSOC_GLOBAL_CONF_SW_BTM_FSM_CTRL_MASK 0xF [all …]
|
/linux-5.10/arch/powerpc/boot/dts/fsl/ |
D | t4240rdb.dts | 56 reg = <0xf 0xfe124000 0 0x2000>; 57 ranges = <0 0 0xf 0xe8000000 0x08000000 58 2 0 0xf 0xff800000 0x00010000 59 3 0 0xf 0xffdf0000 0x00008000>; 61 nor@0,0 { 65 reg = <0x0 0x0 0x8000000>; 71 nand@2,0 { 75 reg = <0x2 0x0 0x10000>; 89 size = <0 0x1000000>; 90 alignment = <0 0x1000000>; [all …]
|
/linux-5.10/drivers/scsi/dpt/ |
D | dpti_i2o.h | 30 #define I2O_EVT_CAPABILITY_OTHER 0x01 31 #define I2O_EVT_CAPABILITY_CHANGED 0x02 33 #define I2O_EVT_SENSOR_STATE_CHANGED 0x01 126 struct i2o_sys_tbl_entry iops[0]; 136 #define I2O_CLASS_VERSION_10 0x00 137 #define I2O_CLASS_VERSION_11 0x01 143 #define I2O_CLASS_EXECUTIVE 0x000 144 #define I2O_CLASS_DDM 0x001 145 #define I2O_CLASS_RANDOM_BLOCK_STORAGE 0x010 146 #define I2O_CLASS_SEQUENTIAL_STORAGE 0x011 [all …]
|
/linux-5.10/arch/powerpc/boot/dts/ |
D | lite5200.dts | 20 #size-cells = <0>; 22 PowerPC,5200@0 { 24 reg = <0>; 27 d-cache-size = <0x4000>; // L1, 16K 28 i-cache-size = <0x4000>; // L1, 16K 29 timebase-frequency = <0>; // from bootloader 30 bus-frequency = <0>; // from bootloader 31 clock-frequency = <0>; // from bootloader 37 reg = <0x00000000 0x04000000>; // 64MB 44 ranges = <0 0xf0000000 0x0000c000>; [all …]
|
/linux-5.10/drivers/edac/ |
D | altera_edac.h | 15 #define CV_CTLCFG_OFST 0x00 18 #define CV_CTLCFG_ECC_EN 0x400 19 #define CV_CTLCFG_ECC_CORR_EN 0x800 20 #define CV_CTLCFG_GEN_SB_ERR 0x2000 21 #define CV_CTLCFG_GEN_DB_ERR 0x4000 26 #define CV_DRAMADDRW_OFST 0x2C 29 #define DRAMADDRW_COLBIT_MASK 0x001F 30 #define DRAMADDRW_COLBIT_SHIFT 0 31 #define DRAMADDRW_ROWBIT_MASK 0x03E0 33 #define CV_DRAMADDRW_BANKBIT_MASK 0x1C00 [all …]
|
/linux-5.10/drivers/net/wireless/ath/carl9170/ |
D | wlan.h | 44 #define AR9170_RX_PHY_RATE_CCK_1M 0x0a 45 #define AR9170_RX_PHY_RATE_CCK_2M 0x14 46 #define AR9170_RX_PHY_RATE_CCK_5M 0x37 47 #define AR9170_RX_PHY_RATE_CCK_11M 0x6e 49 #define AR9170_ENC_ALG_NONE 0x0 50 #define AR9170_ENC_ALG_WEP64 0x1 51 #define AR9170_ENC_ALG_TKIP 0x2 52 #define AR9170_ENC_ALG_AESCCMP 0x4 53 #define AR9170_ENC_ALG_WEP128 0x5 54 #define AR9170_ENC_ALG_WEP256 0x6 [all …]
|
/linux-5.10/drivers/net/ethernet/broadcom/ |
D | cnic.h | 32 #define L5_KRNLQ_FLAGS 0x00000000 33 #define L5_KRNLQ_SIZE 0x00000000 34 #define L5_KRNLQ_TYPE 0x00000000 35 #define KRNLQ_FLAGS_PG_SZ (0xf<<0) 36 #define KRNLQ_FLAGS_PG_SZ_256 (0<<0) 37 #define KRNLQ_FLAGS_PG_SZ_512 (1<<0) 38 #define KRNLQ_FLAGS_PG_SZ_1K (2<<0) 39 #define KRNLQ_FLAGS_PG_SZ_2K (3<<0) 40 #define KRNLQ_FLAGS_PG_SZ_4K (4<<0) 41 #define KRNLQ_FLAGS_PG_SZ_8K (5<<0) [all …]
|
/linux-5.10/arch/arc/boot/dts/ |
D | axs10x_mb.dtsi | 17 ranges = <0x00000000 0x0 0xe0000000 0x10000000>; 23 reg = <0x11220 0x4>; 28 reg = <0x100a0 0x10>; 30 #clock-cells = <0>; 37 #clock-cells = <0>; 43 #clock-cells = <0>; 49 #clock-cells = <0>; 62 #clock-cells = <0>; 68 reg = <0x10080 0x10>, <0x110 0x10>; 69 #clock-cells = <0>; [all …]
|