Home
last modified time | relevance | path

Searched +full:- +full:- +full:- (Results 151 – 175 of 8680) sorted by relevance

12345678910>>...348

/qemu/.gitlab-ci.d/
H A Dcrossbuild-template.yml7 - ccache
12 - source scripts/ci/gitlab-ci-section
13 - section_start setup "Pre-script setup"
14 - JOBS=$(expr $(nproc) + 1)
15 - cat /packages.txt
16 - section_end setup
18 - export CCACHE_BASEDIR="$(pwd)"
19 - export CCACHE_DIR="$CCACHE_BASEDIR/ccache"
20 - export CCACHE_MAXSIZE="500M"
21 - export PATH="$CCACHE_WRAPPERSDIR:$PATH"
[all …]
/qemu/docs/system/devices/
H A Dcxl.rst26 - Configuration space access
27 - BAR mapped memory accesses used for registers and mailboxes.
28 - MSI/MSI-X
29 - AER
30 - DOE mailboxes
31 - IDE
32 - Many other PCI express defined interfaces..
36 - Equivalent of accessing DRAM / NVDIMMs. Any access / feature
46 --------------------
65 ------------------------------
[all …]
H A Dnvme.rst5 QEMU provides NVMe emulation through the ``nvme``, ``nvme-ns`` and
6 ``nvme-subsys`` devices.
12 `Simple Copy`_, `Zoned Namespaces`_, `metadata`_ and `End-to-End Data
19 --------------------
32 .. code-block:: console
34 -drive file=nvm.img,if=none,id=nvm
35 -device nvme,serial=deadbeef,drive=nvm
38 are mentioned here, but see ``-device nvme,help`` to list all possible
46 The number of MSI-X vectors that the device should support.
51 ``use-intel-id`` (default: ``off``)
[all …]
H A Dvirtio-gpu.rst2 SPDX-License-Identifier: GPL-2.0-or-later
4 virtio-gpu
7 This document explains the setup and usage of the virtio-gpu device.
8 The virtio-gpu device paravirtualizes the GPU and display controller.
11 --------------------
13 virtio-gpu requires a guest Linux kernel built with the
16 QEMU virtio-gpu variants
17 ------------------------
19 QEMU virtio-gpu device variants come in the following form:
21 * ``virtio-vga[-BACKEND]``
[all …]
/qemu/tests/qtest/
H A Dmeson.build2 'ahci-test': 150,
3 'aspeed_smc-test': 360,
4 'bios-tables-test' : 910,
5 'cdrom-test' : 610,
6 'device-introspect-test' : 720,
7 'ide-test' : 120,
8 'migration-test' : 480,
9 'npcm7xx_pwm-test': 300,
10 'npcm7xx_watchdog_timer-test': 120,
11 'qmp-cmd-test' : 120,
[all …]
/qemu/target/mips/tcg/
H A Dtx79_translate.c2 * Toshiba TX79-specific instructions translation routines
5 * Copyright (c) 2021 Philippe Mathieu-Daudé
7 * SPDX-License-Identifier: GPL-2.0-or-later
12 #include "tcg/tcg-op-gvec.h"
14 /* Include the auto-generated decoder. */
15 #include "decode-tx79.c.inc"
18 * Overview of the TX79-specific instruction set
21 * The R5900 and the C790 have 128-bit wide GPRs, where the upper 64 bits
22 * are only used by the specific quadword (128-bit) LQ/SQ load/store
24 * configure the 128-bit data path as two 64-bit, four 32-bit, eight 16-bit
[all …]
H A Dmsa_helper.c24 #include "accel/tcg/cpu-ldst.h"
26 #include "exec/helper-proto.h"
35 #define DF_MAX_INT(df) (int64_t)((1LL << (DF_BITS(df) - 1)) - 1)
36 #define M_MAX_INT(m) (int64_t)((1LL << ((m) - 1)) - 1)
38 #define DF_MIN_INT(df) (int64_t)(-(1LL << (DF_BITS(df) - 1)))
39 #define M_MIN_INT(m) (int64_t)(-(1LL << ((m) - 1)))
41 #define DF_MAX_UINT(df) (uint64_t)(-1ULL >> (64 - DF_BITS(df)))
42 #define M_MAX_UINT(m) (uint64_t)(-1ULL >> (64 - (m)))
46 ((((int64_t)x) << (64 - DF_BITS(df))) >> (64 - DF_BITS(df)))
48 /* Element-by-element access macros */
[all …]
/qemu/pc-bios/
H A Dedk2-licenses.txt4 SPDX-License-Identifier: BSD-2-Clause-Patent
18 a perpetual, worldwide, non-exclusive, no-charge, royalty-free, irrevocable
26 non-copyrightable additions of contributors, in source or binary form)
54 ==> edk2/License-History.txt <==
55 License-History.txt
69 ----------
81 https://opensource.org/licenses/BSD-2-Clause
86 https://lists.01.org/pipermail/edk2-devel/2017-March/008654.html
93 Replace BSD 2-Clause License with BSD + Patent License removing the need for
97 https://opensource.org/licenses/BSD-2-Clause
[all …]
H A Dqemu_logo.svg1 <?xml version="1.0" encoding="UTF-8" standalone="no"?>
2 <!-- Created with Inkscape (http://www.inkscape.org/) -->
7 xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
11 xmlns:sodipodi="http://sodipodi.sourceforge.net/DTD/sodipodi-0.dtd"
26 style="stop-color:#000000;stop-opacity:1;"
32 style="stop-color:#000000;stop-opacity:0.87843138;" />
34 style="stop-color:#ffffff;stop-opacity:0.43921569;"
40 style="stop-color:#181818;stop-opacity:1;" />
42 style="stop-color:#242424;stop-opacity:1;"
46 style="stop-color:#000000;stop-opacity:1;"
[all …]
/qemu/target/hexagon/imported/mmvec/
H A Dencode_ext.def2 * Copyright(c) 2019-2023 Qualcomm Innovation Center, Inc. All Rights Reserved.
24 DEF_ENC(V6_extractw, ICLASS_LD" 001 0 000sssss PP0uuuuu --1ddddd") /* coproc insn, returns Rd */
32 DEF_CLASS32(ICLASS_NCJ" 1--- -------- PP------ --------",COPROC_VMEM)
33 DEF_CLASS32(ICLASS_NCJ" 1000 0-0ttttt PPi--iii ---ddddd",BaseOffset_VMEM_Loads)
34 DEF_CLASS32(ICLASS_NCJ" 1000 1-0ttttt PPivviii ---ddddd",BaseOffset_if_Pv_VMEM_Loads)
35 DEF_CLASS32(ICLASS_NCJ" 1000 0-1ttttt PPi--iii --------",BaseOffset_VMEM_Stores1)
36 DEF_CLASS32(ICLASS_NCJ" 1000 1-0ttttt PPi--iii 00------",BaseOffset_VMEM_Stores2)
37 DEF_CLASS32(ICLASS_NCJ" 1000 1-1ttttt PPivviii --------",BaseOffset_if_Pv_VMEM_Stores)
39 DEF_CLASS32(ICLASS_NCJ" 1001 0-0xxxxx PP---iii ---ddddd",PostImm_VMEM_Loads)
40 DEF_CLASS32(ICLASS_NCJ" 1001 1-0xxxxx PP-vviii ---ddddd",PostImm_if_Pv_VMEM_Loads)
[all …]
/qemu/tests/tcg/aarch64/
H A DMakefile.target1 # -*- Mode: makefile -*-
12 AARCH64_TESTS=fcvt pcalign-a64 lse2-fault
13 AARCH64_TESTS += test-2248 test-2150
15 fcvt: LDFLAGS+=-lm
17 run-fcvt: fcvt
18 $(call run-test,$<,$(QEMU) $<)
19 $(call diff-out,$<,$(AARCH64_SRC)/fcvt.ref)
21 config-cc.mak: Makefile
22 $(quiet-@)( \
23 fnia=`$(call cc-test,-fno-integrated-as) && echo -fno-integrated-as`; \
[all …]
/qemu/docs/system/s390x/
H A Dcpu-topology.rst1 .. _cpu-topology-s390x:
8 tree-shaped hierarchy.
13 - CPU type
14 - entitlement
15 - dedication
17 Each bit set in the bitmap correspond to a core-id of a vCPU with matching
23 monitor polarization changes, see ``docs/devel/s390-cpu-topology.rst``.
26 -------------
31 The s390x host needs to use a Linux kernel v6.0 or newer (which provides the so-called
33 CPU topology facility via the so-called STFLE bit 11 to the VM).
[all …]
H A Dbootdevices.rst5 --------------------------------
9 in s390x-speak -- IPL means "Initial Program Load").
15 qemu-system-s390x -drive if=none,id=dr1,file=guest.qcow2 \
16 -device virtio-blk,drive=dr1,bootindex=1
23 For booting from a CD-ROM ISO image (which needs to include El-Torito boot
24 information in order to be bootable), it is recommended to specify a ``scsi-cd``
27 qemu-system-s390x -blockdev file,node-name=c1,filename=... \
28 -device virtio-scsi \
29 -device scsi-cd,drive=c1,bootindex=1
32 boot device. The old-fashioned ``-boot order=...`` command of QEMU (and
[all …]
/qemu/docs/interop/
H A Dqcow2.rst15 ------
19 Byte 0 - 3: magic
22 4 - 7: version
25 8 - 15: backing_file_offset
31 files (auto-clear feature bit 1).
33 16 - 19: backing_file_size
38 20 - 23: cluster_bits
50 24 - 31: size
64 32 - 35: crypt_method
69 36 - 39: l1_size
[all …]
/qemu/docs/devel/
H A Dsecure-coding-practices.rst9 -----------------------
15 ---------------------------------
29 * Use-after-free and double-free
39 ----------------
62 unit = &mydev->unit[val]; <-- this input wasn't validated!
67 If ``val`` is not in range [0, 1] then an out-of-bounds memory access will take
72 --------------------------
81 well-behaved guest might wait for a completion interrupt before accessing
88 ``qemu_log_mask(LOG_GUEST_ERROR, ...)``. The ``-d guest_errors`` command-line
92 --------------
[all …]
/qemu/docs/system/arm/
H A Dcpu-features.rst10 Cortex-A15 and the Cortex-A57, which respectively implement Arm
11 architecture reference manuals ARMv7-A and ARMv8-A, may both optionally
12 implement PMUs. For example, if a user wants to use a Cortex-A15 without
13 a PMU, then the ``-cpu`` parameter should contain ``pmu=off`` on the QEMU
14 command line, i.e. ``-cpu cortex-a15,pmu=off``.
18 that implement the ARMv8-A architecture reference manual may optionally
20 ``aarch64`` CPU property. A CPU type such as the Cortex-A15, which does
21 not implement ARMv8-A, will not have the ``aarch64`` CPU property.
30 prefixed with "kvm-" and are described in "KVM VCPU Features".
36 CPU type is possible with the ``query-cpu-model-expansion`` QMP command.
[all …]
/qemu/tests/qtest/fuzz/
H A Dgeneric_fuzz_configs.h2 * Generic Virtual-Device Fuzzing Target Configs
10 * See the COPYING file in the top-level directory.
23 g_autofree char *tmpdir = g_dir_make_tmp("qemu-fuzz.XXXXXX", NULL); in generic_fuzzer_virtio_9p_args()
26 return g_strdup_printf("-machine q35 -nodefaults " in generic_fuzzer_virtio_9p_args()
27 "-device virtio-9p,fsdev=hshare,mount_tag=hshare " in generic_fuzzer_virtio_9p_args()
28 "-fsdev local,id=hshare,path=%s,security_model=mapped-xattr," in generic_fuzzer_virtio_9p_args()
34 .name = "virtio-net-pci-slirp",
35 .args = "-M q35 -nodefaults "
36 "-device virtio-net,netdev=net0 -netdev user,id=net0",
39 .name = "virtio-blk",
[all …]
/qemu/scripts/coverity-scan/
H A Drun-coverity-scan1 #!/bin/sh -e
8 # See the COPYING file in the top-level directory.
10 # Copyright (c) 2017-2020 Linaro Limited
14 # run the (closed-source) coverity build tools, so don't
18 # tree, and that tree is a fresh clean one, because we do an in-tree
21 # regular expressions it uses; an out-of-tree build won't work for this.)
31 # --check-upload-only : return success if upload is possible
32 # --dry-run : run the tools, but don't actually do the upload
33 # --docker : create and work inside a container
34 # --docker-engine : specify the container engine to use (docker/podman/auto);
[all …]
/qemu/tests/unit/
H A Dmeson.build5 'check-block-qdict': [],
6 'check-qdict': [],
7 'check-qnum': [],
8 'check-qstring': [],
9 'check-qlist': [],
10 'check-qnull': [],
11 'check-qobject': [],
12 'check-qjson': [],
13 'check-qlit': [],
14 'test-error-report': [],
[all …]
/qemu/hw/xen/
H A Dxen-legacy-backend.c17 * Contributions after 2012-01-13 are licensed under the terms of the
29 #include "hw/qdev-properties.h"
30 #include "qemu/main-loop.h"
32 #include "hw/xen/xen-legacy-backend.h"
39 /* ------------------------------------------------------------- */
51 return xenstore_write_str(xendev->be, node, val); in xenstore_write_be_str()
57 return xenstore_write_int(xendev->be, node, ival); in xenstore_write_be_int()
63 return xenstore_write_int64(xendev->be, node, ival); in xenstore_write_be_int64()
68 return xenstore_read_str(xendev->be, node); in xenstore_read_be_str()
74 return xenstore_read_int(xendev->be, node, ival); in xenstore_read_be_int()
[all …]
/qemu/tests/tcg/i386/
H A DMakefile.target8 config-cc.mak: Makefile
9 $(quiet-@)( \
10 $(call cc-option,-fno-pie, CROSS_CC_HAS_I386_NOPIE)) 3> config-cc.mak
12 -include config-cc.mak
16 SKIP_I386_TESTS=test-i386-ssse3 test-avx test-3dnow test-mmx test-flags
17 X86_64_TESTS:=$(filter test-i386-adcox test-i386-bmi2 $(SKIP_I386_TESTS), $(ALL_X86_TESTS))
19 test-i386-sse-exceptions: CFLAGS += -msse4.1 -mfpmath=sse
20 run-test-i386-sse-exceptions: QEMU_OPTS += -cpu max
22 test-i386-pcmpistri: CFLAGS += -msse4.2
23 run-test-i386-pcmpistri: QEMU_OPTS += -cpu max
[all …]
H A Dtest-i386-fyl2x.c11 { 1.0L, -12345.0L, -0.0L, -0.0L },
13 { 1.0L, -0.0L, -0.0L, -0.0L },
14 { 0.1L, 0.0L, -0.0L, -0.0L },
15 { 0.1L, -0.0L, 0.0L, 0.0L },
17 { 1.1L, -0.0L, -0.0L, -0.0L },
18 { 0.0L, __builtin_infl(), -__builtin_infl(), -__builtin_infl() },
19 { 0.0L, -__builtin_infl(), __builtin_infl(), __builtin_infl() },
20 { -0.0L, __builtin_infl(), -__builtin_infl(), -__builtin_infl() },
21 { -0.0L, -__builtin_infl(), __builtin_infl(), __builtin_infl() },
22 { 0.0L, 12345.0L, -__builtin_infl(), -__builtin_infl() },
[all …]
/qemu/include/hw/uefi/
H A Dvar-service-edk2.h2 * SPDX-License-Identifier: GPL-2.0-or-later
4 * uefi-vars device - structs and defines from edk2
61 /* --- EfiSmmVariableProtocol ---------------------------------------- */
115 /* --- VarCheckPolicyLibMmiHandler ----------------------------------- */
148 /* --- Edk2VariablePolicyProtocol ------------------------------------ */
184 /* --- variable authentication --------------------------------------- */
/qemu/tests/functional/
H A Dtest_x86_cpu_model_versions.py34 if 'alias-of' in c:
36 self.assertIn(c['alias-of'], cpus,
37 … '%s.alias-of (%s) is not a valid CPU model name' % (c['name'], c['alias-of']))
39 self.assertNotIn('alias-of', cpus[c['alias-of']],
40 … '%s.alias-of (%s) points to another alias' % (c['name'], c['alias-of']))
46 # -noTSX, -IBRS and -IBPB variants of CPU models are special:
48 self.assertNotIn("Haswell-noTSX-v1", cpus,
49 "Haswell-noTSX shouldn't be versioned")
50 self.assertNotIn("Broadwell-noTSX-v1", cpus,
51 "Broadwell-noTSX shouldn't be versioned")
[all …]
/qemu/tests/docker/dockerfiles/
H A Dfedora-rust-nightly.docker1 # THIS FILE WAS AUTO-GENERATED
3 # $ lcitool dockerfile --layers all fedora-40 qemu
5 # https://gitlab.com/libvirt/libvirt-ci
9 RUN dnf install -y nosync && \
11 if test -d /usr/lib64\n\
19 nosync dnf update -y && \
20 nosync dnf install -y \
21 SDL2-devel \
22 SDL2_image-devel \
23 alsa-lib-devel \
[all …]

12345678910>>...348