| /qemu/target/rx/ |
| H A D | cpu.h | 75 typedef struct CPUArchState { struct
77 uint32_t regs[NUM_REGS]; /* general registers */
78 uint32_t psw_o; /* O bit of status register */
79 uint32_t psw_s; /* S bit of status register */
80 uint32_t psw_z; /* Z bit of status register */
81 uint32_t psw_c; /* C bit of status register */
82 uint32_t psw_u;
83 uint32_t psw_i;
84 uint32_t psw_pm;
85 uint32_t psw_ipl;
[all …]
|
| /qemu/target/riscv/ |
| H A D | cpu.h | 202 struct CPUArchState { struct
203 target_ulong gpr[32];
204 target_ulong gprh[32]; /* 64 top bits of the 128-bit registers */
207 uint64_t vreg[32 * RV_VLEN_MAX / 64] QEMU_ALIGNED(16);
208 target_ulong vxrm;
209 target_ulong vxsat;
210 target_ulong vl;
211 target_ulong vstart;
212 target_ulong vtype;
213 bool vill;
[all …]
|
| /qemu/target/loongarch/ |
| H A D | cpu.h | 307 typedef struct CPUArchState { struct
308 uint64_t gpr[32];
309 uint64_t pc;
311 fpr_t fpr[32];
312 bool cf[8];
313 uint32_t fcsr0;
314 lbt_t lbt;
316 uint32_t cpucfg[21];
317 uint32_t pv_features;
320 uint64_t CSR_CRMD;
[all …]
|
| /qemu/target/hexagon/ |
| H A D | cpu.h | 76 typedef struct CPUArchState { struct
77 target_ulong gpr[TOTAL_PER_THREAD_REGS];
78 target_ulong pred[NUM_PREGS];
81 target_ulong last_pc_dumped;
82 target_ulong stack_start;
84 uint8_t slot_cancelled;
85 target_ulong new_value_usr;
87 MemLog mem_log_stores[STORES_MAX];
89 float_status fp_status;
91 target_ulong llsc_addr;
[all …]
|
| /qemu/target/sparc/ |
| H A D | cpu.h | 403 struct CPUArchState { struct
404 target_ulong gregs[8]; /* general registers */
405 target_ulong *regwptr; /* pointer to current register window */
406 target_ulong pc; /* program counter */
407 target_ulong npc; /* next program counter */
408 target_ulong y; /* multiply/divide register */
414 target_long cc_N;
415 target_long cc_V;
421 target_ulong icc_Z;
423 target_ulong xcc_Z;
[all …]
|
| /qemu/target/avr/ |
| H A D | cpu.h | 116 typedef struct CPUArchState { struct
117 uint32_t pc_w; /* 0x003fffff up to 22 bits */
119 uint32_t sregC; /* 0x00000001 1 bit */
120 uint32_t sregZ; /* 0x00000001 1 bit */
121 uint32_t sregN; /* 0x00000001 1 bit */
122 uint32_t sregV; /* 0x00000001 1 bit */
123 uint32_t sregS; /* 0x00000001 1 bit */
124 uint32_t sregH; /* 0x00000001 1 bit */
125 uint32_t sregT; /* 0x00000001 1 bit */
126 uint32_t sregI; /* 0x00000001 1 bit */
[all …]
|
| /qemu/target/sh4/ |
| H A D | cpu.h | 141 typedef struct CPUArchState { struct
142 uint32_t flags; /* general execution flags */
143 uint32_t gregs[24]; /* general registers */
144 float32 fregs[32]; /* floating point registers */
145 uint32_t sr; /* status register (with T split out) */
146 uint32_t sr_m; /* M bit of status register */
147 uint32_t sr_q; /* Q bit of status register */
148 uint32_t sr_t; /* T bit of status register */
149 uint32_t ssr; /* saved status register */
150 uint32_t spc; /* saved program counter */
[all …]
|
| /qemu/target/hppa/ |
| H A D | cpu.h | 204 typedef struct CPUArchState { struct
205 target_ulong iaoq_f; /* front */
206 target_ulong iaoq_b; /* back, aka next instruction */
208 target_ulong gr[32];
209 uint64_t fr[32];
210 uint64_t sr[8]; /* stored shifted into place for gva */
212 uint32_t psw; /* All psw bits except the following: */
213 uint32_t psw_xb; /* X and B, in their normal positions */
214 target_ulong psw_n; /* boolean */
215 target_long psw_v; /* in bit 31 */
[all …]
|
| /qemu/target/openrisc/ |
| H A D | cpu.h | 235 typedef struct CPUArchState { struct
236 target_ulong shadow_gpr[16][32]; /* Shadow registers */
238 target_ulong pc; /* Program counter */
239 target_ulong ppc; /* Prev PC */
240 target_ulong jmp_pc; /* Jump PC */
242 uint64_t mac; /* Multiply registers MACHI:MACLO */
244 target_ulong epcr; /* Exception PC register */
245 target_ulong eear; /* Exception EA register */
247 target_ulong sr_f; /* the SR_F bit, values 0, 1. */
248 target_ulong sr_cy; /* the SR_CY bit, values 0, 1. */
[all …]
|
| /qemu/target/mips/ |
| H A D | cpu.h | 528 typedef struct CPUArchState { struct
529 TCState active_tc;
530 CPUMIPSFPUContext active_fpu;
532 uint32_t current_tc;
534 uint32_t SEGBITS;
535 uint32_t PABITS;
541 target_ulong SEGMask;
542 uint64_t PAMask;
545 int32_t msair;
552 int32_t CP0_Index;
[all …]
|
| /qemu/target/i386/ |
| H A D | cpu.h | 1834 typedef struct CPUArchState { struct
1836 target_ulong regs[CPU_NB_REGS];
1837 target_ulong eip;
1838 target_ulong eflags; /* eflags register. During CPU emulation, CC
1843 target_ulong cc_dst;
1844 target_ulong cc_src;
1845 target_ulong cc_src2;
1846 uint32_t cc_op;
1847 int32_t df; /* D flag : 1 if D = 0, -1 if D = 1 */
1848 uint32_t hflags; /* TB flags, see HF_xxx constants. These flags
[all …]
|
| /qemu/target/alpha/ |
| H A D | cpu.h | 200 typedef struct CPUArchState { struct
201 uint64_t ir[31];
202 float64 fir[31];
203 uint64_t pc;
204 uint64_t unique;
205 uint64_t lock_addr;
206 uint64_t lock_value;
209 uint32_t fpcr;
211 uint32_t swcr;
213 uint32_t fpcr_exc_enable;
[all …]
|
| /qemu/target/m68k/ |
| H A D | cpu.h | 83 typedef struct CPUArchState { struct
84 uint32_t dregs[8];
85 uint32_t aregs[8];
86 uint32_t pc;
87 uint32_t sr;
96 int current_sp;
97 uint32_t sp[3];
100 uint32_t cc_op;
101 uint32_t cc_x; /* always 0/1 */
102 uint32_t cc_n; /* in bit 31 (i.e. negative) */
[all …]
|
| /qemu/target/s390x/ |
| H A D | cpu.h | 53 typedef struct CPUArchState { struct
54 uint64_t regs[16]; /* GP registers */
59 uint64_t vregs[32][2] QEMU_ALIGNED(16); /* vector registers */
60 uint32_t aregs[16]; /* access registers */
61 uint64_t gscb[4]; /* guarded storage control */
62 uint64_t etoken; /* etoken */
63 uint64_t etoken_extension; /* etoken extension */
65 uint64_t diag318_info;
68 struct {} start_initial_reset_fields;
70 uint32_t fpc; /* floating-point control register */
[all …]
|
| /qemu/target/microblaze/ |
| H A D | cpu.h | 242 struct CPUArchState { struct
243 uint32_t bvalue; /* TCG temporary, only valid during a TB */
244 uint32_t btarget; /* Full resolved branch destination */
246 uint32_t imm;
247 uint32_t regs[32];
248 uint32_t pc;
249 uint32_t msr; /* All bits of MSR except MSR[C] and MSR[CC] */
250 uint32_t msr_c; /* MSR[C], in low bit; other bits must be 0 */
251 uint64_t ear;
252 uint32_t esr;
[all …]
|
| /qemu/target/tricore/ |
| H A D | cpu.h | 34 typedef struct CPUArchState { struct
36 uint32_t gpr_a[16];
37 uint32_t gpr_d[16];
41 uint32_t PSW;
43 uint32_t PSW_USB_C;
44 uint32_t PSW_USB_V; /* Only if bit 31 set, then flag is set */
45 uint32_t PSW_USB_SV; /* Only if bit 31 set, then flag is set */
46 uint32_t PSW_USB_AV; /* Only if bit 31 set, then flag is set. */
47 uint32_t PSW_USB_SAV; /* Only if bit 31 set, then flag is set. */
58 float_status fp_status;
[all …]
|
| /qemu/target/xtensa/ |
| H A D | cpu.h | 511 struct CPUArchState { struct
512 const XtensaConfig *config;
513 uint32_t regs[16];
514 uint32_t pc;
515 uint32_t sregs[256];
516 uint32_t uregs[256];
517 uint32_t phys_regs[MAX_NAREG];
518 union {
521 } fregs[16];
522 float_status fp_status;
[all …]
|
| /qemu/target/ppc/ |
| H A D | cpu.h | 1221 struct CPUArchState { struct
1223 target_ulong gpr[32]; /* general purpose registers */
1224 target_ulong gprh[32]; /* storage for GPR MSB, used by the SPE extension */
1225 target_ulong lr;
1226 target_ulong ctr;
1227 uint32_t crf[8]; /* condition register */
1229 target_ulong cfar;
1231 target_ulong xer; /* XER (with SO, OV, CA split out) */
1232 target_ulong so;
1233 target_ulong ov;
[all …]
|
| /qemu/target/arm/ |
| H A D | cpu.h | 247 typedef struct CPUArchState { struct
249 uint32_t regs[16];
256 uint64_t xregs[32];
257 uint64_t pc;
271 uint32_t pstate;
272 bool aarch64; /* True if CPU is in aarch64 state; inverse of PSTATE.nRW */
273 bool thumb; /* True if CPU is in thumb mode; cpsr[5] */
276 CPUARMTBFlags hflags;
281 uint32_t uncached_cpsr;
282 uint32_t spsr;
[all …]
|
| /qemu/include/qemu/ |
| H A D | typedefs.h | 41 typedef struct CPUArchState CPUArchState; typedef
|