History log of /cloud-hypervisor/hypervisor/src/ (Results 151 – 175 of 516)
Revision Date Author Comments
(<<< Hide modified files)
(Show modified files >>>)
58e6a28921-Mar-2024 Jinank Jain <jinankjain@microsoft.com>

hypervisor: mshv: Restrict MshvEmulator to x86

Current MSHV emulator only works for x86 instruction decoder. So, let's
restrict its usage to x86.

Signed-off-by: Jinank Jain <jinankjain@microsoft.co

hypervisor: mshv: Restrict MshvEmulator to x86

Current MSHV emulator only works for x86 instruction decoder. So, let's
restrict its usage to x86.

Signed-off-by: Jinank Jain <jinankjain@microsoft.com>

show more ...

7c6c451221-Mar-2024 Jinank Jain <jinankjain@microsoft.com>

hypervisor: mshv: Move ClockData under x86 feature flag

ClockData enum is only defined for x86_64 architecture so let's use it
just for that.

Signed-off-by: Jinank Jain <jinankjain@microsoft.com>

fdcc853921-Mar-2024 Jinank Jain <jinankjain@microsoft.com>

hypervisor: Don't restrict logger crate to just x86

Even aarch64 subsystem of hypervisor crate can use logging so don't
restrict it just to x86.

Signed-off-by: Jinank Jain <jinankjain@microsoft.com>

f7b9a6e521-Mar-2024 Jinank Jain <jinankjain@microsoft.com>

hypervisor: mshv: Restrict unmapped GPA exit to x86

Current instruction emulator can only decode x86 instructions. Thus,
restrict the exit handling for just x86 guests.

Signed-off-by: Jinank Jain <

hypervisor: mshv: Restrict unmapped GPA exit to x86

Current instruction emulator can only decode x86 instructions. Thus,
restrict the exit handling for just x86 guests.

Signed-off-by: Jinank Jain <jinankjain@microsoft.com>

show more ...

c9e989de21-Mar-2024 Jinank Jain <jinankjain@microsoft.com>

hypervisor: mshv: Restrict IO port exit to x86

IO ports exits can only happen on a x86 guest.

Signed-off-by: Jinank Jain <jinankjain@microsoft.com>

2501426e21-Mar-2024 Jinank Jain <jinankjain@microsoft.com>

hypervisor: mshv: Restrict APIC EOI message to x86

APIC controller is only available on x86 machine. ARM uses a different
interrupt controller so those exit messages won't happen for ARM guests.

Si

hypervisor: mshv: Restrict APIC EOI message to x86

APIC controller is only available on x86 machine. ARM uses a different
interrupt controller so those exit messages won't happen for ARM guests.

Signed-off-by: Jinank Jain <jinankjain@microsoft.com>

show more ...

dad1ab1221-Mar-2024 Jinank Jain <jinankjain@microsoft.com>

hypervisor: mshv: Restrict NMI injection to x86

NMI injection is only supported on x86 architecture.

Signed-off-by: Jinank Jain <jinankjain@microsoft.com>

3a60c65320-Mar-2024 Jinank Jain <jinankjain@microsoft.com>

hypervisor: mshv: Reduce the visbility of get_supported_cpuid to x86

Supported CPUID could only be fetched for x86_64 guests.

Signed-off-by: Jinank Jain <jinankjain@microsoft.com>

719cae2120-Mar-2024 Jinank Jain <jinankjain@microsoft.com>

hypervisor: mshv: Restrict MSR and CPUID visbility for MshvVcpu to x86

MSR and CPUID are limited to x86 architecture so, reduce the visbility
of these two members inside struct MshvVcpu to just x86

hypervisor: mshv: Restrict MSR and CPUID visbility for MshvVcpu to x86

MSR and CPUID are limited to x86 architecture so, reduce the visbility
of these two members inside struct MshvVcpu to just x86 architecture.

Signed-off-by: Jinank Jain <jinankjain@microsoft.com>

show more ...

c721c0d819-Mar-2024 Rob Bradford <rbradford@rivosinc.com>

hypervisor: emulator: Remove unnecessary #![allow(unused_mut)]

clippy was flagging this up as a mixture of mixed attributes but that
attribute is no longer necessary

warning: item has both inner an

hypervisor: emulator: Remove unnecessary #![allow(unused_mut)]

clippy was flagging this up as a mixture of mixed attributes but that
attribute is no longer necessary

warning: item has both inner and outer attributes
--> hypervisor/src/arch/x86/emulator/mod.rs:769:1
|
769 | / #[cfg(test)]
770 | | mod tests {
771 | | #![allow(unused_mut)]
| |_________________________^
|
= help: for further information visit https://rust-lang.github.io/rust-clippy/master/index.html#mixed_attributes_style
= note: `#[warn(clippy::mixed_attributes_style)]` on by default

Signed-off-by: Rob Bradford <rbradford@rivosinc.com>

show more ...

1e3d21e519-Mar-2024 Rob Bradford <rbradford@rivosinc.com>

hypervisor: kvm: aarch64: Remove redundant import

error: the item `kvm_bindings` is imported redundantly
Error: --> hypervisor/src/kvm/aarch64/gic/mod.rs:9:18
|
9 | use crate::kvm::{kvm_bindings,

hypervisor: kvm: aarch64: Remove redundant import

error: the item `kvm_bindings` is imported redundantly
Error: --> hypervisor/src/kvm/aarch64/gic/mod.rs:9:18
|
9 | use crate::kvm::{kvm_bindings, KvmVm};
| ^^^^^^^^^^^^ the item `kvm_bindings` is already defined by prelude
|
= note: `-D unused-imports` implied by `-D warnings`
= help: to override `-D warnings` add `#[allow(unused_imports)]`

Signed-off-by: Rob Bradford <rbradford@rivosinc.com>

show more ...

7262029519-Mar-2024 Rob Bradford <rbradford@rivosinc.com>

hypervisor: Remove empty doc comment

warning: empty doc comment
--> hypervisor/src/hypervisor.rs:24:1
|
24 | / ///
25 | | ///
| |___^
|
= help: consider removing or filling it
= hel

hypervisor: Remove empty doc comment

warning: empty doc comment
--> hypervisor/src/hypervisor.rs:24:1
|
24 | / ///
25 | | ///
| |___^
|
= help: consider removing or filling it
= help: for further information visit https://rust-lang.github.io/rust-clippy/master/index.html#empty_docs
= note: `#[warn(clippy::empty_docs)]` on by default

Signed-off-by: Rob Bradford <rbradford@rivosinc.com>

show more ...

67054bf719-Mar-2024 Rob Bradford <rbradford@rivosinc.com>

hypervisor: Remove import of TryInto

This is already provided by the prelude.

Signed-off-by: Rob Bradford <rbradford@rivosinc.com>

89ff062719-Mar-2024 Jinank Jain <jinankjain@microsoft.com>

hypervisor: mshv: Reduce msrs visibility to x86_64

Model Specific Registers (MSRs) are usually available on x86
architecture. So, let's reduce the visibility of MSRs to just x86
architecture.

Signe

hypervisor: mshv: Reduce msrs visibility to x86_64

Model Specific Registers (MSRs) are usually available on x86
architecture. So, let's reduce the visibility of MSRs to just x86
architecture.

Signed-off-by: Jinank Jain <jinankjain@microsoft.com>

show more ...

2d6287d112-Mar-2024 Muminul Islam <muislam@microsoft.com>

hypervisor: Fix boot failure on SNP guest

Current version can't boot a SNP guest while using
more than one VCPU. It turns out that there is an
issue in the Snp AP creation process. We should be writ

hypervisor: Fix boot failure on SNP guest

Current version can't boot a SNP guest while using
more than one VCPU. It turns out that there is an
issue in the Snp AP creation process. We should be writing
to Software exitinfo1 instead of exitinfo2. This patch fixes
the issue and we can boot multi vcpu SNP guest.

Signed-off-by: Muminul Islam <muislam@microsoft.com>

show more ...

cd116cb205-Mar-2024 Jinank Jain <jinankjain@microsoft.com>

vmm: hypervisor: Add support for injecting NMI for MSHV guest

Currently, we only support injecting NMI for KVM guests but we can do
the same for MSHV guests as well to have feature parity.

Signed-o

vmm: hypervisor: Add support for injecting NMI for MSHV guest

Currently, we only support injecting NMI for KVM guests but we can do
the same for MSHV guests as well to have feature parity.

Signed-off-by: Jinank Jain <jinankjain@microsoft.com>

show more ...

da376a4b08-Feb-2024 Jinank Jain <jinankjain@microsoft.com>

hypervisor: mshv: Add support to handle GPA Attribute Intercept

Microsoft Hypervisor raises this request to change the guest page
visibility in case of SEV-SNP guest.

Signed-off-by: Jinank Jain <ji

hypervisor: mshv: Add support to handle GPA Attribute Intercept

Microsoft Hypervisor raises this request to change the guest page
visibility in case of SEV-SNP guest.

Signed-off-by: Jinank Jain <jinankjain@microsoft.com>
Signed-off-by: Nuno Das Neves <nudasnev@microsoft.com>

show more ...

c72bf0b311-Dec-2023 Yi Wang <foxywang@tencent.com>

vmm: support injecting NMI

Inject NMI interrupt when needed, by call ioctl KVM_NMI.

Signed-off-by: Yi Wang <foxywang@tencent.com>


/cloud-hypervisor/.github/workflows/audit.yaml
/cloud-hypervisor/.github/workflows/build.yaml
/cloud-hypervisor/.github/workflows/dco.yaml
/cloud-hypervisor/.github/workflows/docker-image.yaml
/cloud-hypervisor/.github/workflows/fuzz-build.yaml
/cloud-hypervisor/.github/workflows/gitlint.yaml
/cloud-hypervisor/.github/workflows/hadolint.yaml
/cloud-hypervisor/.github/workflows/integration-arm64.yaml
/cloud-hypervisor/.github/workflows/integration-rate-limiter.yaml
/cloud-hypervisor/.github/workflows/integration-sgx.yaml
/cloud-hypervisor/.github/workflows/integration-vfio.yaml
/cloud-hypervisor/.github/workflows/integration-windows.yaml
/cloud-hypervisor/.github/workflows/integration-x86-64.yaml
/cloud-hypervisor/.github/workflows/openapi.yaml
/cloud-hypervisor/.github/workflows/quality.yaml
/cloud-hypervisor/.github/workflows/release.yaml
/cloud-hypervisor/.github/workflows/shlint.yaml
/cloud-hypervisor/Cargo.lock
/cloud-hypervisor/Cargo.toml
/cloud-hypervisor/devices/Cargo.toml
/cloud-hypervisor/docs/custom-image.md
/cloud-hypervisor/event_monitor/Cargo.toml
/cloud-hypervisor/fuzz/Cargo.lock
/cloud-hypervisor/fuzz/fuzz_targets/http_api.rs
cpu.rs
kvm/mod.rs
/cloud-hypervisor/net_util/Cargo.toml
/cloud-hypervisor/pci/src/vfio.rs
/cloud-hypervisor/pci/src/vfio_user.rs
/cloud-hypervisor/performance-metrics/Cargo.toml
/cloud-hypervisor/resources/Dockerfile
/cloud-hypervisor/scripts/dev_cli.sh
/cloud-hypervisor/scripts/gitlint/rules.py
/cloud-hypervisor/scripts/run_integration_tests_aarch64.sh
/cloud-hypervisor/scripts/run_integration_tests_live_migration.sh
/cloud-hypervisor/scripts/run_integration_tests_rate_limiter.sh
/cloud-hypervisor/scripts/run_integration_tests_sgx.sh
/cloud-hypervisor/scripts/run_integration_tests_x86_64.sh
/cloud-hypervisor/scripts/run_metrics.sh
/cloud-hypervisor/scripts/sha1sums-aarch64
/cloud-hypervisor/src/bin/ch-remote.rs
/cloud-hypervisor/src/main.rs
/cloud-hypervisor/test_infra/Cargo.toml
/cloud-hypervisor/tests/integration.rs
/cloud-hypervisor/tracer/Cargo.toml
/cloud-hypervisor/vhost_user_block/Cargo.toml
/cloud-hypervisor/vhost_user_block/src/main.rs
/cloud-hypervisor/vhost_user_net/Cargo.toml
/cloud-hypervisor/vhost_user_net/src/main.rs
/cloud-hypervisor/virtio-devices/Cargo.toml
/cloud-hypervisor/vm-migration/Cargo.toml
/cloud-hypervisor/vmm/Cargo.toml
/cloud-hypervisor/vmm/src/api/http/http_endpoint.rs
/cloud-hypervisor/vmm/src/api/http/mod.rs
/cloud-hypervisor/vmm/src/api/mod.rs
/cloud-hypervisor/vmm/src/api/openapi/cloud-hypervisor.yaml
/cloud-hypervisor/vmm/src/config.rs
/cloud-hypervisor/vmm/src/cpu.rs
/cloud-hypervisor/vmm/src/device_manager.rs
/cloud-hypervisor/vmm/src/igvm/igvm_loader.rs
/cloud-hypervisor/vmm/src/lib.rs
/cloud-hypervisor/vmm/src/seccomp_filters.rs
/cloud-hypervisor/vmm/src/vm.rs
/cloud-hypervisor/vmm/src/vm_config.rs
9b722bbc20-Feb-2024 Jinank Jain <jinankjain@microsoft.com>

hypervisor: mshv: Don't unregister ioevent in case of SEV-SNP guest

Since we don't register ioevents in case of SEV-SNP guests. Thus, we
should not unregister it as well.

Signed-off-by: Jinank Jain

hypervisor: mshv: Don't unregister ioevent in case of SEV-SNP guest

Since we don't register ioevents in case of SEV-SNP guests. Thus, we
should not unregister it as well.

Signed-off-by: Jinank Jain <jinankjain@microsoft.com>

show more ...

adb318f419-Feb-2024 Rob Bradford <rbradford@rivosinc.com>

misc: Remove redundant "use" imports

With the nightly toolchain (2024-02-18) cargo check will flag up
redundant imports either because they are pulled in by the prelude on
earlier match.

Remove tho

misc: Remove redundant "use" imports

With the nightly toolchain (2024-02-18) cargo check will flag up
redundant imports either because they are pulled in by the prelude on
earlier match.

Remove those redundant imports.

Signed-off-by: Rob Bradford <rbradford@rivosinc.com>

show more ...


/cloud-hypervisor/Cargo.lock
/cloud-hypervisor/Cargo.toml
/cloud-hypervisor/README.md
/cloud-hypervisor/arch/src/lib.rs
/cloud-hypervisor/arch/src/x86_64/mod.rs
/cloud-hypervisor/arch/src/x86_64/mptable.rs
/cloud-hypervisor/arch/src/x86_64/regs.rs
/cloud-hypervisor/block/Cargo.toml
/cloud-hypervisor/block/src/lib.rs
/cloud-hypervisor/block/src/qcow/mod.rs
/cloud-hypervisor/block/src/qcow/raw_file.rs
/cloud-hypervisor/block/src/vhd.rs
/cloud-hypervisor/block/src/vhdx/vhdx_header.rs
/cloud-hypervisor/devices/src/legacy/serial.rs
/cloud-hypervisor/fuzz/Cargo.lock
arch/x86/emulator/instructions/cmp.rs
arch/x86/emulator/instructions/mov.rs
arch/x86/emulator/instructions/movs.rs
arch/x86/emulator/instructions/or.rs
arch/x86/emulator/mod.rs
/cloud-hypervisor/net_util/src/mac.rs
/cloud-hypervisor/pci/src/device.rs
/cloud-hypervisor/pci/src/vfio.rs
/cloud-hypervisor/performance-metrics/src/performance_tests.rs
/cloud-hypervisor/rate_limiter/src/lib.rs
/cloud-hypervisor/release-notes.md
/cloud-hypervisor/scripts/test-util.sh
/cloud-hypervisor/src/main.rs
/cloud-hypervisor/tests/integration.rs
/cloud-hypervisor/tpm/src/emulator.rs
/cloud-hypervisor/tpm/src/lib.rs
/cloud-hypervisor/vhost_user_block/src/lib.rs
/cloud-hypervisor/vhost_user_net/src/lib.rs
/cloud-hypervisor/virtio-devices/src/block.rs
/cloud-hypervisor/virtio-devices/src/lib.rs
/cloud-hypervisor/virtio-devices/src/net.rs
/cloud-hypervisor/virtio-devices/src/seccomp_filters.rs
/cloud-hypervisor/virtio-devices/src/transport/pci_common_config.rs
/cloud-hypervisor/virtio-devices/src/transport/pci_device.rs
/cloud-hypervisor/virtio-devices/src/vhost_user/blk.rs
/cloud-hypervisor/virtio-devices/src/vhost_user/fs.rs
/cloud-hypervisor/virtio-devices/src/vhost_user/net.rs
/cloud-hypervisor/virtio-devices/src/vhost_user/vu_common_ctrl.rs
/cloud-hypervisor/virtio-devices/src/vsock/csm/connection.rs
/cloud-hypervisor/virtio-devices/src/vsock/csm/txbuf.rs
/cloud-hypervisor/virtio-devices/src/vsock/device.rs
/cloud-hypervisor/virtio-devices/src/vsock/unix/muxer.rs
/cloud-hypervisor/vm-device/src/bus.rs
/cloud-hypervisor/vm-migration/src/lib.rs
/cloud-hypervisor/vmm/src/config.rs
/cloud-hypervisor/vmm/src/cpu.rs
/cloud-hypervisor/vmm/src/igvm/igvm_loader.rs
/cloud-hypervisor/vmm/src/lib.rs
/cloud-hypervisor/vmm/src/memory_manager.rs
/cloud-hypervisor/vmm/src/pci_segment.rs
/cloud-hypervisor/vmm/src/seccomp_filters.rs
/cloud-hypervisor/vmm/src/sigwinch_listener.rs
/cloud-hypervisor/vmm/src/vm.rs
d0be450b05-Feb-2024 Jinank Jain <jinankjain@microsoft.com>

hypervisor: Do not register ioevent for SEV-SNP

... enabled VMs. IOEvents are not supported in case of SEV-SNP VMs. All
the IO events are delievered via GHCB protocol.

Signed-off-by: Jinank Jain <j

hypervisor: Do not register ioevent for SEV-SNP

... enabled VMs. IOEvents are not supported in case of SEV-SNP VMs. All
the IO events are delievered via GHCB protocol.

Signed-off-by: Jinank Jain <jinankjain@microsoft.com>
Signed-off-by: Muminul Islam <muislam@microsoft.com>

show more ...

3a683b5405-Feb-2024 Jinank Jain <jinankjain@microsoft.com>

hypervisor: Add a flag to identify sev-snp VM

This will help in identify whether a VM supports sev-snp and based on
that disable/enable certain features.

Signed-off-by: Jinank Jain <jinankjain@micr

hypervisor: Add a flag to identify sev-snp VM

This will help in identify whether a VM supports sev-snp and based on
that disable/enable certain features.

Signed-off-by: Jinank Jain <jinankjain@microsoft.com>
Signed-off-by: Muminul Islam <muislam@microsoft.com>

show more ...

321d6f4707-Feb-2024 Jinank Jain <jinankjain@microsoft.com>

hypervisor: mshv: Add new memory region flag

GPA_MAP_ADJUSTABLE suggests hypervisor to adjust GPA permissions as
required.

Signed-off-by: Jinank Jain <jinankjain@microsoft.com>

50241f9405-Feb-2024 Jinank Jain <jinankjain@microsoft.com>

hypervisor: mshv: Add support to handle unaccepted GPA

Unaccepted GPA is usually thrown by Microsoft hypervisor in case of
mismatch between GPA and GVA mappings. This is a fatal message from the
hyp

hypervisor: mshv: Add support to handle unaccepted GPA

Unaccepted GPA is usually thrown by Microsoft hypervisor in case of
mismatch between GPA and GVA mappings. This is a fatal message from the
hypervisor perspective so we would need to error out from the vcpu run
loop. Along with add some debug message to identify the broken mapping
between GVA and GPA.

Signed-off-by: Jinank Jain <jinankjain@microsoft.com>
Signed-off-by: Muminul Islam <muislam@microsoft.com>

show more ...

3ce0fef723-Jan-2024 Bo Chen <chen.bo@intel.com>

build: Bump vmm-sys-util crate and its consumers

This patch bumps the following crates, including `kvm-bindings@0.7.0`*,
`kvm-ioctls@0.16.0`**, `linux-loader@0.11.0`, `versionize@0.2.0`,
`versionize

build: Bump vmm-sys-util crate and its consumers

This patch bumps the following crates, including `kvm-bindings@0.7.0`*,
`kvm-ioctls@0.16.0`**, `linux-loader@0.11.0`, `versionize@0.2.0`,
`versionize_derive@0.1.6`***, `vhost@0.10.0`,
`vhost-user-backend@0.13.1`, `virtio-queue@0.11.0`, `vm-memory@0.14.0`,
`vmm-sys-util@0.12.1`, and the latest of `vfio-bindings`, `vfio-ioctls`,
`mshv-bindings`,`mshv-ioctls`, and `vfio-user`.

* A fork of the `kvm-bindings` crate is being used to support
serialization of various structs for migration [1]. Also, code changes
are made to accommodate the updated `struct xsave` from the Linux
kernel. Note: these changes related to `struct xsave` break
live-upgrade.

** The new `kvm-ioctls` crate introduced breaking changes for
the `get/set_one_reg` API on `aarch64` [2], so code changes are made to
the new APIs.

*** A fork of the `versionize_derive` crate is being used to support
versionize on packed structs [3].

[1] https://github.com/cloud-hypervisor/kvm-bindings/tree/ch-v0.7.0
[2] https://github.com/rust-vmm/kvm-ioctls/pull/223
[3] https://github.com/cloud-hypervisor/versionize_derive/tree/ch-0.1.6

Fixes: #6072

Signed-off-by: Bo Chen <chen.bo@intel.com>

show more ...

12345678910>>...21