1 /* 2 * QEMU RISC-V Boot Helper 3 * 4 * Copyright (c) 2017 SiFive, Inc. 5 * Copyright (c) 2019 Alistair Francis <alistair.francis@wdc.com> 6 * 7 * This program is free software; you can redistribute it and/or modify it 8 * under the terms and conditions of the GNU General Public License, 9 * version 2 or later, as published by the Free Software Foundation. 10 * 11 * This program is distributed in the hope it will be useful, but WITHOUT 12 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or 13 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for 14 * more details. 15 * 16 * You should have received a copy of the GNU General Public License along with 17 * this program. If not, see <http://www.gnu.org/licenses/>. 18 */ 19 20 #ifndef RISCV_BOOT_H 21 #define RISCV_BOOT_H 22 23 #include "exec/cpu-defs.h" 24 #include "hw/loader.h" 25 #include "hw/riscv/riscv_hart.h" 26 27 #define RISCV32_BIOS_BIN "opensbi-riscv32-generic-fw_dynamic.bin" 28 #define RISCV64_BIOS_BIN "opensbi-riscv64-generic-fw_dynamic.bin" 29 30 typedef struct RISCVBootInfo { 31 ssize_t kernel_size; 32 hwaddr image_low_addr; 33 hwaddr image_high_addr; 34 35 hwaddr initrd_start; 36 ssize_t initrd_size; 37 38 bool is_32bit; 39 } RISCVBootInfo; 40 41 bool riscv_is_32bit(RISCVHartArrayState *harts); 42 43 char *riscv_plic_hart_config_string(int hart_count); 44 45 void riscv_boot_info_init(RISCVBootInfo *info, RISCVHartArrayState *harts); 46 target_ulong riscv_calc_kernel_start_addr(RISCVBootInfo *info, 47 target_ulong firmware_end_addr); 48 target_ulong riscv_find_and_load_firmware(MachineState *machine, 49 const char *default_machine_firmware, 50 hwaddr *firmware_load_addr, 51 symbol_fn_t sym_cb); 52 const char *riscv_default_firmware_name(RISCVHartArrayState *harts); 53 char *riscv_find_firmware(const char *firmware_filename, 54 const char *default_machine_firmware); 55 target_ulong riscv_load_firmware(const char *firmware_filename, 56 hwaddr *firmware_load_addr, 57 symbol_fn_t sym_cb); 58 void riscv_load_kernel(MachineState *machine, 59 RISCVBootInfo *info, 60 target_ulong kernel_start_addr, 61 bool load_initrd, 62 symbol_fn_t sym_cb); 63 uint64_t riscv_compute_fdt_addr(hwaddr dram_base, hwaddr dram_size, 64 MachineState *ms, RISCVBootInfo *info); 65 void riscv_load_fdt(hwaddr fdt_addr, void *fdt); 66 void riscv_setup_rom_reset_vec(MachineState *machine, RISCVHartArrayState *harts, 67 hwaddr saddr, 68 hwaddr rom_base, hwaddr rom_size, 69 uint64_t kernel_entry, 70 uint64_t fdt_load_addr); 71 void riscv_rom_copy_firmware_info(MachineState *machine, 72 RISCVHartArrayState *harts, 73 hwaddr rom_base, 74 hwaddr rom_size, 75 uint32_t reset_vec_size, 76 uint64_t kernel_entry); 77 void riscv_setup_direct_kernel(hwaddr kernel_addr, hwaddr fdt_addr); 78 void riscv_setup_firmware_boot(MachineState *machine); 79 80 #endif /* RISCV_BOOT_H */ 81