Searched +full:enet +full:- +full:phy +full:- +full:lane +full:- +full:swap (Results 1 – 8 of 8) sorted by relevance
/linux-5.10/arch/arm64/boot/dts/broadcom/stingray/ |
D | bcm958742t.dts | 33 /dts-v1/; 35 #include "bcm958742-base.dtsi" 43 enet-phy-lane-swap; 47 mmc-ddr-1_8v;
|
D | bcm958742k.dts | 4 * Copyright(c) 2016-2017 Broadcom. All rights reserved. 33 /dts-v1/; 35 #include "bcm958742-base.dtsi" 43 enet-phy-lane-swap; 47 mmc-ddr-1_8v; 59 pinctrl-0 = <&spi0_pins>; 60 pinctrl-names = "default"; 61 cs-gpios = <&gpio_hsls 34 0>; 64 spi-flash@0 { 65 compatible = "jedec,spi-nor"; [all …]
|
/linux-5.10/Documentation/devicetree/bindings/net/ |
D | ethernet-phy.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/net/ethernet-phy.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Ethernet PHY Generic Binding 10 - Andrew Lunn <andrew@lunn.ch> 11 - Florian Fainelli <f.fainelli@gmail.com> 12 - Heiner Kallweit <hkallweit1@gmail.com> 14 # The dt-schema tools will generate a select statement first by using 21 pattern: "^ethernet-phy(@[a-f0-9]+)?$" [all …]
|
/linux-5.10/arch/arm64/boot/dts/broadcom/northstar2/ |
D | ns2-svk.dts | 33 /dts-v1/; 39 compatible = "brcm,ns2-svk", "brcm,ns2"; 49 stdout-path = "serial0:115200n8"; 59 &enet { 113 spi-max-frequency = <5000000>; 114 spi-cpha = <1>; 115 spi-cpol = <1>; 118 pl022,slave-tx-disable = <0>; 119 pl022,com-mode = <0>; 120 pl022,rx-level-trig = <1>; [all …]
|
/linux-5.10/drivers/net/phy/ |
D | dp83867.c | 1 // SPDX-License-Identifier: GPL-2.0 2 /* Driver for the Texas Instruments DP83867 PHY 12 #include <linux/phy.h> 18 #include <dt-bindings/net/ti-dp83867.h> 98 /* PHY CTRL bits */ 123 /* PHY STS bits */ 183 struct net_device *ndev = phydev->attached_dev; in dp83867_set_wol() 190 if (wol->wolopts & (WAKE_MAGIC | WAKE_MAGICSECURE | WAKE_UCAST | in dp83867_set_wol() 195 if (wol->wolopts & WAKE_MAGIC) { in dp83867_set_wol() 196 mac = (u8 *)ndev->dev_addr; in dp83867_set_wol() [all …]
|
D | broadcom.c | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * drivers/net/phy/broadcom.c 13 #include "bcm-phy-lib.h" 15 #include <linux/phy.h> 20 ((phydev)->drv->phy_id & (phydev)->drv->phy_id_mask) 23 ((phydev)->drv->phy_id & ~((phydev)->drv->phy_id_mask)) 25 MODULE_DESCRIPTION("Broadcom PHY driver"); 37 if (phydev->dev_flags & PHY_BRCM_EN_MASTER_MODE) { in bcm54210e_config_init() 53 if (!(phydev->dev_flags & PHY_BRCM_RX_REFCLK_UNUSED)) { in bcm54612e_config_init() 71 /* handling PHY's internal RX clock delay */ in bcm54xx_config_clock_delay() [all …]
|
D | dp83869.c | 1 // SPDX-License-Identifier: GPL-2.0 2 /* Driver for the Texas Instruments DP83869 PHY 12 #include <linux/phy.h> 16 #include <dt-bindings/net/ti-dp83869.h> 69 /* This is the same bit mask as the BMCR so re-use the BMCR default */ 157 struct dp83869_private *dp83869 = phydev->priv; in dp83869_read_status() 164 if (linkmode_test_bit(ETHTOOL_LINK_MODE_FIBRE_BIT, phydev->supported)) { in dp83869_read_status() 165 if (phydev->link) { in dp83869_read_status() 166 if (dp83869->mode == DP83869_RGMII_100_BASE) in dp83869_read_status() 167 phydev->speed = SPEED_100; in dp83869_read_status() [all …]
|
/linux-5.10/arch/arm/boot/dts/ |
D | rk3288-phycore-som.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device tree file for Phytec phyCORE-RK3288 SoM 8 #include <dt-bindings/net/ti-dp83867.h> 13 compatible = "phytec,rk3288-phycore-som", "rockchip,rk3288"; 29 ext_gmac: external-gmac-clock { 30 compatible = "fixed-clock"; 31 #clock-cells = <0>; 32 clock-frequency = <125000000>; 33 clock-output-names = "ext_gmac"; 36 leds: user-leds { [all …]
|