Home
last modified time | relevance | path

Searched full:crossbar (Results 1 – 25 of 51) sorted by relevance

123

/linux/Documentation/devicetree/bindings/arm/omap/
H A Dcrossbar.txt5 In such places a interrupt controllers are preceded by an CROSSBAR
10 - compatible : Should be "ti,irq-crossbar"
11 - reg: Base address and the size of the crossbar registers.
14 - ti,max-crossbar-sources: Maximum number of crossbar sources that can be routed.
18 crossbar. These interrupt lines are reserved in the soc,
19 so crossbar bar driver should not consider them as free
25 crossbar. These irqs have a crossbar register, but still cannot be used.
31 crossbar_mpu: crossbar
[all...]
/linux/drivers/irqchip/
H A Dirq-crossbar.c3 * drivers/irqchip/irq-crossbar.c
22 * struct crossbar_device - crossbar device description
25 * @safe_map: safe default value to initialize the crossbar
26 * @max_crossbar_sources: Maximum number of crossbar sources
27 * @irq_map: array of interrupts to crossbar number mapping
28 * @crossbar_base: crossbar base address
141 * crossbar_domain_free - unmap/free a crossbar<->irq connection
211 of_property_read_u32(node, "ti,max-crossbar-sources", in crossbar_of_init()
214 pr_err("missing 'ti,max-crossbar-sources' property\n"); in crossbar_of_init()
252 /* Skip irqs hardwired to bypass the crossbar */ in crossbar_of_init()
[all...]
H A DKconfig374 Support for a CROSSBAR ip that precedes the main interrupt controller.
375 The primary irqchip invokes the crossbar's callback which inturn allocates
/linux/drivers/media/platform/nxp/imx8-isi/
H A Dimx8-isi-core.c58 struct media_pad *pad = &isi->crossbar.pads[masd->port]; in mxc_isi_async_notifier_bound()
61 dev_dbg(isi->dev, "Bound subdev %s to crossbar input %u\n", sd->name, in mxc_isi_async_notifier_bound()
143 /* Register the crossbar switch subdev. */ in mxc_isi_v4l2_init()
144 ret = mxc_isi_crossbar_register(&isi->crossbar); in mxc_isi_v4l2_init()
146 dev_err(isi->dev, "Failed to register crossbar: %d\n", ret); in mxc_isi_v4l2_init()
150 /* Register the pipeline subdevs and link them to the crossbar switch. */ in mxc_isi_v4l2_init()
161 ret = media_create_pad_link(&isi->crossbar.sd.entity, in mxc_isi_v4l2_init()
162 isi->crossbar.num_sinks + i, in mxc_isi_v4l2_init()
238 mxc_isi_crossbar_unregister(&isi->crossbar); in mxc_isi_v4l2_cleanup()
487 dev_err(dev, "Failed to initialize crossbar in mxc_isi_probe()
[all...]
H A Dimx8-isi-crossbar.c3 * i.MX8 ISI - Input crossbar switch
166 "no entity connected to crossbar input %u\n", in mxc_isi_crossbar_xlate_streams()
432 struct mxc_isi_crossbar *xbar = &isi->crossbar; in mxc_isi_crossbar_init()
443 strscpy(sd->name, "crossbar", sizeof(sd->name)); in mxc_isi_crossbar_init()
H A DMakefile3 imx8-isi-y := imx8-isi-core.o imx8-isi-crossbar.o imx8-isi-gasket.o \
H A Dimx8-isi-core.h77 /* Inputs from the crossbar switch range from 0 to 15 */
288 struct mxc_isi_crossbar crossbar; member
H A Dimx8-isi-pipe.c237 struct mxc_isi_crossbar *xbar = &pipe->isi->crossbar; in mxc_isi_pipe_enable()
251 * Find the connected input by inspecting the crossbar switch routing in mxc_isi_pipe_enable()
289 /* Enable streams on the crossbar switch. */ in mxc_isi_pipe_enable()
304 struct mxc_isi_crossbar *xbar = &pipe->isi->crossbar; in mxc_isi_pipe_disable()
H A Dimx8-isi-m2m.c787 * graph, connected to the crossbar switch. in mxc_isi_m2m_register()
807 &m2m->isi->crossbar.sd.entity, in mxc_isi_m2m_register()
808 m2m->isi->crossbar.num_sinks - 1, in mxc_isi_m2m_register()
/linux/include/dt-bindings/memory/
H A Dtegra194-mc.h167 /* ISP read client for Crossbar A */
169 /* ISP read client 1 for Crossbar A */
171 /* ISP Write client for Crossbar A */
173 /* ISP Write client Crossbar B */
367 /* ISP read client 1 for Crossbar A */
389 /* ISP read client for Crossbar A */
H A Dtegra234-mc.h265 /* ISP read client for Crossbar A */
267 /* ISP read client 1 for Crossbar A */
269 /* ISP Write client for Crossbar A */
271 /* ISP Write client Crossbar B */
504 /* ISP read client 1 for Crossbar A */
521 /* ISP read client for Crossbar A */
H A Dtegra186-mc.h137 /* ISP Read client for Crossbar A */
139 /* ISP Write client for Crossbar A */
141 /* ISP Write client Crossbar B */
/linux/Documentation/devicetree/bindings/memory-controllers/
H A Dnvidia,tegra30-mc.yaml25 Memory Crossbar, which routes request and responses between Arbitration
27 Memory Crossbar is just a pass through between a single Arbitration Domain
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn35/
H A Ddcn35_hubp.c104 case SURFACE_PIXEL_FORMAT_GRPH_ABGR16161616: /* we use crossbar already */ in hubp35_program_pixel_format()
109 case SURFACE_PIXEL_FORMAT_GRPH_ABGR16161616F:/*we use crossbar already*/ in hubp35_program_pixel_format()
/linux/drivers/dma/ti/
H A DMakefile18 obj-$(CONFIG_TI_DMA_CROSSBAR) += dma-crossbar.o
/linux/arch/powerpc/platforms/44x/
H A Dfsp2.h10 #define DCRN_PLB4_PCBI 0x010 /* PLB Crossbar ID/Rev Register */
18 #define DCRN_PLB4_PCBC 0x018 /* PLB Crossbar Control Register */
/linux/Documentation/devicetree/bindings/mailbox/
H A Dti,omap-mailbox.yaml24 into the SoC (excluding the SoCs that have an Interrupt Crossbar or an
36 are routed through the Crossbar, a kind of interrupt router/multiplexer. The
/linux/drivers/net/fddi/skfp/h/
H A Dsupern_2.h745 #define QELM_XBAR_W 0x80 /* Crossbar Control ELM W */
746 #define QELM_XBAR_X 0x81 /* Crossbar Control ELM X */
747 #define QELM_XBAR_Y 0x82 /* Crossbar Control ELM Y */
748 #define QELM_XBAR_Z 0x83 /* Crossbar Control ELM Z */
749 #define QELM_XBAR_P 0x84 /* Crossbar Control Bus P */
750 #define QELM_XBAR_S 0x85 /* Crossbar Control Bus S */
751 #define QELM_XBAR_R 0x86 /* Crossbar Control Bus R */
752 #define QELM_WR_XBAR 0x87 /* Write the Crossbar now (write) */
/linux/drivers/dma/
H A Dlpc18xx-dmamux.c7 * Based on TI DMA Crossbar driver by:
H A Dlpc32xx-dmamux.c5 // Based on TI DMA Crossbar driver by:
/linux/arch/arm/mach-omap2/
H A Domap_hwmod_2xxx_interconnect_data.c8 * XXX handle crossbar/shared link difference for L3?
/linux/Documentation/devicetree/bindings/sound/
H A Dnvidia,tegra210-ahub.yaml12 crossbar for routing audio data across these accelerators. It has
/linux/arch/parisc/include/asm/
H A Dpdcpat.h48 #define PAT_ENTITY_XBC 6 /* crossbar fabric connect */
305 * 6 = crossbar fabric connect, 7 = fabric interconnect,
/linux/Documentation/mm/
H A Dnuma.rst20 connected together with some sort of system interconnect--e.g., a crossbar or
/linux/arch/arm/boot/dts/ti/omap/
H A Ddra7.dtsi798 /* IRQ for DWC3_3 and DWC3_4 need IRQ crossbar */
860 crossbar_mpu: crossbar@4a002a48 {
861 compatible = "ti,irq-crossbar";
867 ti,max-crossbar-sources = <MAX_SOURCES>;

123