| /linux/net/mac80211/ |
| H A D | Kconfig | 136 Selecting this option causes mac80211 to print out
147 Selecting this option causes mac80211 to print out
158 Selecting this option causes mac80211 to print out
179 Selecting this option causes mac80211 to print out
190 Selecting this option causes mac80211 to print out
201 Selecting this option causes mac80211 to print out very
214 Selecting this option causes mac80211 to print out very
227 Selecting this option causes mac80211 to print out very
240 Selecting this option causes mac80211 to print out very
253 Selecting this option causes mac8021
[all...] |
| /linux/Documentation/ABI/testing/ |
| H A D | debugfs-scmi-raw | 11 Each write to the entry causes one command request to be built
29 Each write to the entry causes one command request to be built
45 Each write to the entry causes one command request to be built
65 Each write to the entry causes one command request to be built
97 causes the internal queues of any kind of received message,
116 Each write to the entry causes one command request to be built
143 Each write to the entry causes one command request to be built
169 Each write to the entry causes one command request to be built
198 Each write to the entry causes one command request to be built
|
| H A D | sysfs-bus-iio-light-tsl2772 | 5 Causes an internal calibration of the als gain trim
12 Causes a recalculation and adjustment to the
|
| /linux/tools/perf/pmu-events/arch/arm64/arm/cortex-a76/ |
| H A D | cache.json | 11 "PublicDescription": "This event counts any load or store operation or page table walk access which causes data to be read from outside the L1, including accesses which do not allocate into L1.",
15 "PublicDescription": "This event counts any load or store operation or page table walk access which looks up in the L1 data cache. In particular, any access which could count the L1D_CACHE_REFILL event causes this event to count.",
35 "PublicDescription": "L2 data cache refill. This event counts any cacheable transaction from L1 which causes data to be read from outside the core. L2 refills caused by stashes into L2 should not be counted",
81 "PublicDescription": "This event counts on any data access which causes L2D_TLB_REFILL to count.",
85 "PublicDescription": "This event counts on any instruction access which causes L2D_TLB_REFILL to count.",
|
| /linux/tools/perf/pmu-events/arch/x86/haswellx/ |
| H A D | virtual-memory.json | 48 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.",
57 "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (1G)",
65 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (2M/4M).",
74 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (4K).",
96 "PublicDescription": "Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G).",
163 "BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (4K)",
202 "PublicDescription": "Misses in ITLB that causes a page walk of any page size.",
243 "BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (1G)",
251 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
260 "BriefDescription": "Code miss in all TLB levels causes
[all...] |
| /linux/tools/perf/pmu-events/arch/x86/haswell/ |
| H A D | virtual-memory.json | 48 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.",
57 "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (1G)",
65 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (2M/4M).",
74 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (4K).",
96 "PublicDescription": "Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G).",
163 "BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (4K)",
202 "PublicDescription": "Misses in ITLB that causes a page walk of any page size.",
243 "BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (1G)",
251 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
260 "BriefDescription": "Code miss in all TLB levels causes
[all...] |
| /linux/tools/perf/pmu-events/arch/x86/ivytown/ |
| H A D | virtual-memory.json | 3 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.",
27 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes an page walk of any page size.",
45 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.",
67 "PublicDescription": "Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G).",
85 "PublicDescription": "Miss in all TLB levels causes a page walk that completes of any page size (4K/2M/4M/1G).",
|
| /linux/tools/perf/pmu-events/arch/x86/broadwell/ |
| H A D | virtual-memory.json | 37 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.",
46 "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (1G)",
56 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (2M/4M).",
66 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (4K).",
149 "BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (4K)",
230 "BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (1G)",
240 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
250 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
| /linux/tools/perf/pmu-events/arch/x86/broadwellx/ |
| H A D | virtual-memory.json | 37 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.",
46 "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (1G)",
56 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (2M/4M).",
66 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (4K).",
149 "BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (4K)",
230 "BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (1G)",
240 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
250 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
| /linux/tools/perf/pmu-events/arch/x86/broadwellde/ |
| H A D | virtual-memory.json | 37 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.",
46 "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (1G)",
56 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (2M/4M).",
66 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (4K).",
149 "BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (4K)",
230 "BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (1G)",
240 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
250 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
| /linux/tools/perf/pmu-events/arch/x86/ivybridge/ |
| H A D | virtual-memory.json | 11 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes an page walk of any page size.",
29 "BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.",
51 "PublicDescription": "Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G).",
69 "PublicDescription": "Miss in all TLB levels causes a page walk that completes of any page size (4K/2M/4M/1G).",
|
| /linux/Documentation/userspace-api/media/drivers/ |
| H A D | uvcvideo.rst | 103 This causes extra output to be written into the system log.
297 - Setting this bit causes automatic exposure to track the region of
300 - Setting this bit causes automatic iris to track the region of interest
303 - Setting this bit causes automatic white balance to track the region
306 - Setting this bit causes automatic focus adjustment to track the region
309 - Setting this bit causes automatic face detection to track the region of
|
| /linux/tools/perf/pmu-events/arch/x86/pantherlake/ |
| H A D | virtual-memory.json | 13 "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)",
33 "BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)",
53 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
|
| /linux/tools/perf/pmu-events/arch/x86/skylake/ |
| H A D | virtual-memory.json | 31 "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)",
104 "BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)",
194 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
203 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (1G)",
212 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
221 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
| /linux/tools/perf/pmu-events/arch/x86/skylakex/ |
| H A D | virtual-memory.json | 31 "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)",
104 "BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)",
194 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
203 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (1G)",
212 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
221 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
| /linux/tools/perf/pmu-events/arch/x86/cascadelakex/ |
| H A D | virtual-memory.json | 31 "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)",
104 "BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)",
194 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
203 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (1G)",
212 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
221 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
| /linux/tools/perf/pmu-events/arch/x86/tigerlake/ |
| H A D | virtual-memory.json | 22 "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)",
86 "BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)",
150 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
159 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
168 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
| /linux/tools/perf/pmu-events/arch/x86/sapphirerapids/ |
| H A D | virtual-memory.json | 22 "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)",
86 "BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)",
150 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
159 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
168 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
| /linux/tools/perf/pmu-events/arch/x86/icelake/ |
| H A D | virtual-memory.json | 22 "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)",
86 "BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)",
150 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
159 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
168 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
| /linux/tools/perf/pmu-events/arch/x86/emeraldrapids/ |
| H A D | virtual-memory.json | 22 "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)",
86 "BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)",
150 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
159 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
168 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
| /linux/tools/perf/pmu-events/arch/x86/graniterapids/ |
| H A D | virtual-memory.json | 22 "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)",
86 "BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)",
150 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
159 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
168 "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
| /linux/Documentation/input/devices/ |
| H A D | atarikbd.rst | 206 DISABLE) then causes port 0 to again be scanned as if it were a mouse, and
227 Any byte following an 0x80 command byte other than 0x01 is ignored (and causes
233 The RESET command or function causes the ikbd to perform a simple self-test.
248 ; mss=0xy, mouse button press or release causes mouse
250 ; where y=1, mouse key press causes absolute report
251 ; and x=1, mouse key release causes absolute report
383 mouse motion. This causes mouse motion toward the user to be negative in sign
395 This causes mouse motion toward the user to be positive in sign and away from
406 its output has been paused also causes an implicit RESUME this command can be
440 causes an
[all...] |
| /linux/drivers/gpu/drm/ci/xfails/ |
| H A D | msm-sc7180-trogdor-kingoftown-skips.txt | 18 # Currently fails and causes coverage loss for other tests
33 # It causes other tests to fail, so skip it.
|
| /linux/Documentation/arch/powerpc/ |
| H A D | eeh-pci-error-recovery.rst | 34 Causes of EEH Errors
43 The most common software bug, is one that causes the device to
49 years. Other possible causes of EEH errors include data or
178 This last call causes the device driver for the card to be stopped,
179 which causes uevents to go out to user space. This triggers
306 - A minor complaint is that resetting the network card causes
312 causes havoc to mounted file systems. Scripts cannot post-facto
|
| /linux/tools/perf/pmu-events/arch/arm64/fujitsu/monaka/ |
| H A D | hwpf.json | 30 "BriefDescription": "This event counts prefetch requests to L2 cache generated by the other causes."
45 "BriefDescription": "This event counts prefetch requests to L3 cache generated by the other causes."
|