Home
last modified time | relevance | path

Searched +full:50 +full:mhz (Results 1 – 25 of 787) sorted by relevance

12345678910>>...32

/linux/drivers/clk/qcom/
H A Dipq-cmn-pll.c13 * On the IPQ9574 SoC, there are three clocks with 50 MHZ and one clock
14 * with 25 MHZ which are output from the CMN PLL to Ethernet PHY (or switch),
15 * and one clock with 353 MHZ to PPE. The other fixed rate output clocks
16 * are supplied to GCC (24 MHZ as XO and 32 KHZ as sleep clock), and to PCS
17 * with 31.25 MHZ.
19 * On the IPQ5424 SoC, there is an output clock from CMN PLL to PPE at 375 MHZ,
20 * and an output clock to NSS (network subsystem) at 300 MHZ. The other output
29 * | +-------------> eth0-50mhz
[all...]
/linux/arch/m68k/include/uapi/asm/
H A Dbootinfo-hp300.h25 #define HP_320 0 /* 16MHz 68020+HP MMU+16K external cache */
26 #define HP_330 1 /* 16MHz 68020+68851 MMU */
27 #define HP_340 2 /* 16MHz 68030 */
28 #define HP_345 3 /* 50MHz 68030+32K external cache */
29 #define HP_350 4 /* 25MHz 68020+HP MMU+32K external cache */
30 #define HP_360 5 /* 25MHz 68030 */
31 #define HP_370 6 /* 33MHz 68030+64K external cache */
32 #define HP_375 7 /* 50MHz 6803
[all...]
/linux/net/wireless/tests/
H A Dchan.c44 .desc = "identical 20 MHz",
53 .desc = "identical 40 MHz",
62 .desc = "identical 80 MHz",
71 .desc = "identical 160 MHz",
80 .desc = "identical 320 MHz",
89 .desc = "20 MHz in 320 MHz\n",
103 .desc = "different 20 MHz",
116 .desc = "different primary 320 MHz",
125 .center_freq1 = 6475 - 50,
[all...]
/linux/Documentation/scsi/
H A Daic7xxx.rst26 aic7770 10 EISA/VL 10MHz 16Bit 4 1
27 aic7850 10 PCI/32 10MHz 8Bit 3
28 aic7855 10 PCI/32 10MHz 8Bit 3
29 aic7856 10 PCI/32 10MHz 8Bit 3
30 aic7859 10 PCI/32 20MHz 8Bit 3
31 aic7860 10 PCI/32 20MHz 8Bit 3
32 aic7870 10 PCI/32 10MHz 16Bit 16
33 aic7880 10 PCI/32 20MHz 16Bit 16
34 aic7890 20 PCI/32 40MHz 16Bit 16 3 4 5 6 7 8
35 aic7891 20 PCI/64 40MHz 1
[all...]
/linux/Documentation/devicetree/bindings/clock/
H A Dmarvell,armada-3700-periph-clock.yaml45 0 gbe-50 50 MHz parent clock for Gigabit Ethernet
47 2 gbe-125 125 MHz parent clock for Gigabit Ethernet
48 3 gbe1-50 50 MHz clock for Gigabit Ethernet port 1
49 4 gbe0-50 50 MHz cloc
[all...]
H A Dstarfive,jh7100-clkgen.yaml22 - description: Main clock source (25 MHz)
23 - description: Application-specific clock source (12-27 MHz)
24 - description: RMII reference clock (50 MHz)
25 - description: RGMII RX clock (125 MHz)
/linux/Documentation/devicetree/bindings/net/
H A Dti,dp83822.yaml87 - RMII master, where the PHY outputs a 50MHz reference clock which can
89 - RMII slave, where the PHY expects a 50MHz reference clock input
105 - 'mac-if': In MII mode the clock frequency is 25-MHz, in RMII Mode the
106 clock frequency is 50-MHz and in RGMII Mode the clock frequency is
107 25-MHz.
109 - 'int-ref': Internal reference clock 25-MHz.
110 - 'rmii-master-mode-ref': RMII master mode reference clock 50
[all...]
H A Dnxp,tja11xx.yaml54 typically derived from an external 25MHz crystal. Alternatively,
55 a 50MHz clock signal generated by an external oscillator can be
56 connected to pin REF_CLK. A third option is to connect a 25MHz
79 description: Enable 50MHz RMII reference clock output on REF_CLK pin.
H A Dmicrel.txt23 - micrel,rmii-reference-clock-select-25-mhz: RMII Reference Clock Select
24 bit selects 25 MHz mode
26 Setting the RMII Reference Clock Select bit enables 25 MHz rather
27 than 50 MHz clock mode.
/linux/drivers/phy/intel/
H A Dphy-intel-keembay-emmc.c59 unsigned int mhz; in keembay_emmc_phy_power() local
84 mhz = DIV_ROUND_CLOSEST(clk_get_rate(priv->emmcclk), 1000000); in keembay_emmc_phy_power()
85 if (mhz <= 200 && mhz >= 170) in keembay_emmc_phy_power()
87 else if (mhz <= 170 && mhz >= 140) in keembay_emmc_phy_power()
89 else if (mhz <= 140 && mhz >= 110) in keembay_emmc_phy_power()
91 else if (mhz <= 110 && mhz > in keembay_emmc_phy_power()
[all...]
/linux/arch/arm/mach-omap2/
H A Dopp2xxx.h123 /* 2420-PRCM III 532MHz core */
124 #define RIII_CLKSEL_L3 (4 << 0) /* 133MHz */
125 #define RIII_CLKSEL_L4 (2 << 5) /* 66.5MHz */
126 #define RIII_CLKSEL_USB (4 << 25) /* 33.25MHz */
131 #define RIII_CLKSEL_MPU (2 << 0) /* 266MHz */
133 #define RIII_CLKSEL_DSP (3 << 0) /* c5x - 177.3MHz */
134 #define RIII_CLKSEL_DSP_IF (2 << 5) /* c5x - 88.67MHz */
136 #define RIII_CLKSEL_IVA (6 << 8) /* iva1 - 88.67MHz */
141 #define RIII_CLKSEL_GFX (2 << 0) /* 66.5MHz */
144 /* 2420-PRCM II 600MHz cor
[all...]
/linux/drivers/clk/uniphier/
H A Dclk-uniphier-sys.c28 UNIPHIER_CLK_FACTOR("nand-50m", -1, "spll", 1, 32), \
29 UNIPHIER_CLK_GATE("nand", (idx), "nand-50m", 0x2104, 2)
32 UNIPHIER_CLK_FACTOR("nand-50m", -1, "spll", 1, 48), \
33 UNIPHIER_CLK_GATE("nand", (idx), "nand-50m", 0x2104, 2)
36 UNIPHIER_CLK_FACTOR("nand-50m", -1, "spll", 1, 40), \
37 UNIPHIER_CLK_GATE("nand", (idx), "nand-50m", 0x210c, 0)
87 UNIPHIER_CLK_FACTOR("spll", -1, "ref", 65, 1), /* 1597.44 MHz */
88 UNIPHIER_CLK_FACTOR("upll", -1, "ref", 6000, 512), /* 288 MHz */
89 UNIPHIER_CLK_FACTOR("a2pll", -1, "ref", 24, 1), /* 589.824 MHz */
90 UNIPHIER_CLK_FACTOR("vpll27a", -1, "ref", 5625, 512), /* 270 MHz */
[all...]
/linux/Documentation/fb/
H A Dviafb.modes10 # 640x480, 60 Hz, Non-Interlaced (25.175 MHz dotclock)
29 # D: 25.175 MHz, H: 31.469 kHz, V: 59.94 Hz
32 # D: 24.823 MHz, H: 39.780 kHz, V: 60.00 Hz
35 # 640x480, 75 Hz, Non-Interlaced (31.50 MHz dotclock)
53 # D: 31.50 MHz, H: 37.500 kHz, V: 75.00 Hz
56 # 640x480, 85 Hz, Non-Interlaced (36.000 MHz dotclock)
74 # D: 36.000 MHz, H: 43.269 kHz, V: 85.00 Hz
77 # 640x480, 100 Hz, Non-Interlaced (43.163 MHz dotclock)
95 # D: 43.163 MHz, H: 50.900 kHz, V: 100.00 Hz
98 # 640x480, 120 Hz, Non-Interlaced (52.406 MHz dotcloc
[all...]
/linux/drivers/net/wireless/intel/iwlwifi/mvm/
H A Drfi.c11 * DDR needs frequency in units of 16.666MHz, so provide FW with the
15 /* frequency 2667MHz */
16 {cpu_to_le16(160), {50, 58, 60, 62, 64, 52, 54, 56},
20 /* frequency 2933MHz */
27 /* frequency 3200MHz */
32 /* frequency 3733MHz */
37 /* frequency 4000MHz */
42 /* frequency 4267MHz */
47 /* frequency 4400MHz */
52 /* frequency 5200MHz */
[all...]
/linux/drivers/ata/
H A Dpata_ftide010.c79 /* 0 = 50 MHz, 1 = 66 MHz */
94 * reference clock which is 30 nanoseconds per unit at 66MHz and 20
95 * nanoseconds per unit at 50 MHz. The PIO timings assume 33MHz speed for
103 * word DMA, Mode 0, 1, and 2 at 50 MHz. Range 0..15.
105 * multi word DMA, Mode 0, 1 and 2 at 50 MH
[all...]
H A Dpata_hpt37x.c595 * @freq: Reported frequency in MHz
597 * Turn the timing data into a clock slot (0 for 33, 1 for 40, 2 for 50
598 * and 3 for 66Mhz)
604 return 0; /* 33Mhz slot */ in hpt37x_clock_slot()
606 return 1; /* 40Mhz slot */ in hpt37x_clock_slot()
608 return 2; /* 50Mhz slot */ in hpt37x_clock_slot()
609 return 3; /* 60Mhz slot */ in hpt37x_clock_slot()
627 udelay(50); in hpt37x_calibrate_dpll()
688 freq = (fcnt * base) / 192; /* in MHz */ in hpt37x_pci_clock()
798 static const int MHz[4] = { 33, 40, 50, 66 }; hpt37x_init_one() local
[all...]
/linux/drivers/video/fbdev/
H A Dmacmodes.c37 /* 512x384, 60Hz, Non-Interlaced (15.67 MHz dot clock) */
41 /* 640x480, 60 Hz, Non-Interlaced (25.175 MHz dotclock) */
45 /* 640x480, 67Hz, Non-Interlaced (30.0 MHz dotclock) */
49 /* 640x870, 75Hz (portrait), Non-Interlaced (57.28 MHz dot clock) */
53 /* 800x600, 56 Hz, Non-Interlaced (36.00 MHz dotclock) */
57 /* 800x600, 60 Hz, Non-Interlaced (40.00 MHz dotclock) */
61 /* 800x600, 72 Hz, Non-Interlaced (50.00 MHz dotclock) */
65 /* 800x600, 75 Hz, Non-Interlaced (49.50 MHz dotclock) */
69 /* 832x624, 75Hz, Non-Interlaced (57.6 MHz dotclock) */
73 /* 1024x768, 60 Hz, Non-Interlaced (65.00 MHz dotcloc
[all...]
/linux/drivers/net/wireless/intel/iwlwifi/mvm/tests/
H A Dlinks.c98 .signal = -50,
123 .desc = "UHB, BSS Load IE (40 percent), active link, chan_load_by_us=50 (invalid) percent. No puncturing factor",
130 .chan_load_by_us = 50,
133 { .desc = "HB, 80 MHz, no channel load factor, punctured percentage 0",
142 { .desc = "HB, 160 MHz, no channel load factor, punctured percentage 25",
151 { .desc = "UHB, 320 MHz, no channel load factor, punctured percentage 12.5 (2/16)",
160 { .desc = "HB, 160 MHz, channel load 20, channel load by us 10, punctured percentage 25",
281 .desc = "RSSI: LB, 20 MHz, low",
289 .desc = "RSSI: UHB, 20 MHz, high",
298 .desc = "RSSI: UHB, 40 MHz, lo
[all...]
/linux/drivers/gpu/drm/xe/
H A Dxe_vram_freq.c48 /* data_out - Fused P0 for domain ID in units of 50 MHz */ in max_freq_show()
49 val *= 50; in max_freq_show()
70 /* data_out - Fused Pn for domain ID in units of 50 MHz */ in min_freq_show()
71 val *= 50; in min_freq_show()
/linux/arch/arm/mach-pxa/
H A Dsleep.S62 @ set SDCLKx divide-by-2 bits (this is part of a workaround for Errata 50)
67 @ with core operating above 91 MHz
68 @ (see Errata 50, ...processor does not exit from sleep...)
104 @ about suspending with PXBus operating above 133MHz
124 orrne r7, r7, #1 @@ 99.53MHz
151 @ need 6 13-MHz cycles before changing PWRMODE
152 @ just set frequency to 91-MHz... 6*91/13 = 42
/linux/drivers/cpufreq/
H A Ds5pv210-cpufreq.c87 /* APLL M,P,S values for 1G/800Mhz */
91 /* Use 800MHz when entering sleep mode */
275 * expected clock is 83Mhz : 7.8usec/(1/83Mhz) = 0x287 in s5pv210_target()
294 * SCLKA2M(200/1=200)->(200/4=50)Mhz in s5pv210_target()
308 * 2. Change SCLKA2M(200Mhz)to SCLKMPLL in MFC_MUX, G3D MUX in s5pv210_target()
309 * (200/4=50)->(667/4=166)Mhz in s5pv210_target()
322 * 3. DMC1 refresh count for 133Mhz i in s5pv210_target()
[all...]
H A Dpxa2xx-cpufreq.c42 MODULE_PARM_DESC(pxa27x_maxfreq, "Set the pxa27x maxfreq in MHz"
62 { 99500, -1, -1}, /* 99, 99, 50, 50 */
74 { 99500, -1, -1}, /* 99, 99, 50, 50 */
75 {199100, -1, -1}, /* 99, 199, 50, 99 */
76 {298500, -1, -1}, /* 99, 287, 50, 99 */
198 pr_debug("Changing CPU frequency from %d Mhz to %d Mhz\n", in pxa_set_target()
/linux/Documentation/admin-guide/media/
H A Dvivid.rst344 supports frames per second settings of 10, 15, 25, 30, 50 and 60 fps. Which ones
367 visible. For 50 Hz standards the top field is the oldest and the bottom field
372 contain the top field for 50 Hz standards and the bottom field for 60 Hz
387 The TV 'tuner' supports a frequency range of 44-958 MHz. Channels are available
388 every 6 MHz, starting from 49.25 MHz. For each channel the generated image
389 will be in color for the +/- 0.25 MHz around it, and in grayscale for
390 +/- 1 MHz around the channel. Beyond that it is just noise. The VIDIOC_G_TUNER
391 ioctl will return 100% signal strength for +/- 0.25 MHz and 50
[all...]
/linux/drivers/gpu/drm/tests/
H A Ddrm_kunit_edid.h41 * DTD 1: 1920x1080 60.000000 Hz 16:9 67.500 kHz 148.500000 MHz (1600 mm x 900 mm)
46 * Monitor ranges (GTF): 50-70 Hz V, 30-70 kHz H, max dotclock 150 MHz
73 * This edid is intentionally broken with the 100MHz limit. It's meant
117 * DMT 0x04: 640x480 59.940476 Hz 4:3 31.469 kHz 25.175000 MHz
120 * DTD 1: 1920x1080 60.000000 Hz 16:9 67.500 kHz 148.500000 MHz (1600 mm x 900 mm)
125 * Monitor ranges (GTF): 50-70 Hz V, 30-70 kHz H, max dotclock 150 MHz
139 * VIC 16: 1920x1080 60.000000 Hz 16:9 67.500 kHz 148.500000 MHz
148 * Maximum TMDS clock: 100 MHz
[all...]
/linux/drivers/media/pci/mantis/
H A Dmantis_vp3030.c31 .name = "ENV57H12D5 (ET-50DT)",
33 .frequency_min = 47 * MHz,
34 .frequency_max = 862 * MHz,
36 .ref_multiplier = 6, /* 1/6 MHz */
37 .ref_divider = 100000, /* 1/6 MHz */

12345678910>>...32