Home
last modified time | relevance | path

Searched defs:hwmgr (Results 1 – 25 of 40) sorted by relevance

12

/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dhardwaremanager.c39 int phm_setup_asic(struct pp_hwmgr *hwmgr) in phm_setup_asic() argument
49 int phm_power_down_asic(struct pp_hwmgr *hwmgr) in phm_power_down_asic() argument
59 phm_set_power_state(struct pp_hwmgr * hwmgr,const struct pp_hw_power_state * pcurrent_state,const struct pp_hw_power_state * pnew_power_state) phm_set_power_state() argument
76 phm_enable_dynamic_state_management(struct pp_hwmgr * hwmgr) phm_enable_dynamic_state_management() argument
97 phm_disable_dynamic_state_management(struct pp_hwmgr * hwmgr) phm_disable_dynamic_state_management() argument
117 phm_force_dpm_levels(struct pp_hwmgr * hwmgr,enum amd_dpm_forced_level level) phm_force_dpm_levels() argument
129 phm_apply_state_adjust_rules(struct pp_hwmgr * hwmgr,struct pp_power_state * adjusted_ps,const struct pp_power_state * current_ps) phm_apply_state_adjust_rules() argument
143 phm_apply_clock_adjust_rules(struct pp_hwmgr * hwmgr) phm_apply_clock_adjust_rules() argument
152 phm_disable_clock_power_gatings(struct pp_hwmgr * hwmgr) phm_disable_clock_power_gatings() argument
162 phm_pre_display_configuration_changed(struct pp_hwmgr * hwmgr) phm_pre_display_configuration_changed() argument
173 phm_display_configuration_changed(struct pp_hwmgr * hwmgr) phm_display_configuration_changed() argument
183 phm_notify_smc_display_config_after_ps_adjustment(struct pp_hwmgr * hwmgr) phm_notify_smc_display_config_after_ps_adjustment() argument
193 phm_stop_thermal_controller(struct pp_hwmgr * hwmgr) phm_stop_thermal_controller() argument
206 phm_register_irq_handlers(struct pp_hwmgr * hwmgr) phm_register_irq_handlers() argument
222 phm_start_thermal_controller(struct pp_hwmgr * hwmgr) phm_start_thermal_controller() argument
265 phm_check_smc_update_required_for_display_configuration(struct pp_hwmgr * hwmgr) phm_check_smc_update_required_for_display_configuration() argument
281 phm_check_states_equal(struct pp_hwmgr * hwmgr,const struct pp_hw_power_state * pstate1,const struct pp_hw_power_state * pstate2,bool * equal) phm_check_states_equal() argument
294 phm_store_dal_configuration_data(struct pp_hwmgr * hwmgr,const struct amd_pp_display_configuration * display_config) phm_store_dal_configuration_data() argument
331 phm_get_dal_power_level(struct pp_hwmgr * hwmgr,struct amd_pp_simple_clock_info * info) phm_get_dal_power_level() argument
341 phm_set_cpu_power_state(struct pp_hwmgr * hwmgr) phm_set_cpu_power_state() argument
352 phm_get_performance_level(struct pp_hwmgr * hwmgr,const struct pp_hw_power_state * state,PHM_PerformanceLevelDesignation designation,uint32_t index,PHM_PerformanceLevel * level) phm_get_performance_level() argument
375 phm_get_clock_info(struct pp_hwmgr * hwmgr,const struct pp_hw_power_state * state,struct pp_clock_info * pclock_info,PHM_PerformanceLevelDesignation designation) phm_get_clock_info() argument
408 phm_get_current_shallow_sleep_clocks(struct pp_hwmgr * hwmgr,const struct pp_hw_power_state * state,struct pp_clock_info * clock_info) phm_get_current_shallow_sleep_clocks() argument
419 phm_get_clock_by_type(struct pp_hwmgr * hwmgr,enum amd_pp_clock_type type,struct amd_pp_clocks * clocks) phm_get_clock_by_type() argument
430 phm_get_clock_by_type_with_latency(struct pp_hwmgr * hwmgr,enum amd_pp_clock_type type,struct pp_clock_levels_with_latency * clocks) phm_get_clock_by_type_with_latency() argument
443 phm_get_clock_by_type_with_voltage(struct pp_hwmgr * hwmgr,enum amd_pp_clock_type type,struct pp_clock_levels_with_voltage * clocks) phm_get_clock_by_type_with_voltage() argument
456 phm_set_watermarks_for_clocks_ranges(struct pp_hwmgr * hwmgr,void * clock_ranges) phm_set_watermarks_for_clocks_ranges() argument
468 phm_display_clock_voltage_request(struct pp_hwmgr * hwmgr,struct pp_display_clock_request * clock) phm_display_clock_voltage_request() argument
479 phm_get_max_high_clocks(struct pp_hwmgr * hwmgr,struct amd_pp_simple_clock_info * clocks) phm_get_max_high_clocks() argument
489 phm_disable_smc_firmware_ctf(struct pp_hwmgr * hwmgr) phm_disable_smc_firmware_ctf() argument
502 phm_set_active_display_count(struct pp_hwmgr * hwmgr,uint32_t count) phm_set_active_display_count() argument
[all...]
H A Dsmu8_hwmgr.c68 static uint32_t smu8_get_eclk_level(struct pp_hwmgr *hwmgr, in smu8_get_eclk_level() argument
99 static uint32_t smu8_get_sclk_level(struct pp_hwmgr *hwmgr, in smu8_get_sclk_level() argument
129 static uint32_t smu8_get_uvd_level(struct pp_hwmgr *hwmgr, in smu8_get_uvd_level() argument
160 static uint32_t smu8_get_max_sclk_level(struct pp_hwmgr *hwmgr) in smu8_get_max_sclk_level() argument
174 smu8_initialize_dpm_defaults(struct pp_hwmgr * hwmgr) smu8_initialize_dpm_defaults() argument
251 smu8_convert_8Bit_index_to_voltage(struct pp_hwmgr * hwmgr,uint16_t voltage) smu8_convert_8Bit_index_to_voltage() argument
256 smu8_construct_max_power_limits_table(struct pp_hwmgr * hwmgr,struct phm_clock_and_voltage_limits * table) smu8_construct_max_power_limits_table() argument
274 smu8_init_dynamic_state_adjustment_rule_settings(struct pp_hwmgr * hwmgr,ATOM_CLK_VOLT_CAPABILITY * disp_voltage_table) smu8_init_dynamic_state_adjustment_rule_settings() argument
309 smu8_get_system_info_data(struct pp_hwmgr * hwmgr) smu8_get_system_info_data() argument
413 smu8_construct_boot_state(struct pp_hwmgr * hwmgr) smu8_construct_boot_state() argument
435 smu8_upload_pptable_to_smu(struct pp_hwmgr * hwmgr) smu8_upload_pptable_to_smu() argument
554 smu8_init_sclk_limit(struct pp_hwmgr * hwmgr) smu8_init_sclk_limit() argument
580 smu8_init_uvd_limit(struct pp_hwmgr * hwmgr) smu8_init_uvd_limit() argument
610 smu8_init_vce_limit(struct pp_hwmgr * hwmgr) smu8_init_vce_limit() argument
640 smu8_init_acp_limit(struct pp_hwmgr * hwmgr) smu8_init_acp_limit() argument
669 smu8_init_power_gate_state(struct pp_hwmgr * hwmgr) smu8_init_power_gate_state() argument
685 smu8_init_sclk_threshold(struct pp_hwmgr * hwmgr) smu8_init_sclk_threshold() argument
692 smu8_update_sclk_limit(struct pp_hwmgr * hwmgr) smu8_update_sclk_limit() argument
765 smu8_set_deep_sleep_sclk_threshold(struct pp_hwmgr * hwmgr) smu8_set_deep_sleep_sclk_threshold() argument
784 smu8_set_watermark_threshold(struct pp_hwmgr * hwmgr) smu8_set_watermark_threshold() argument
797 smu8_nbdpm_pstate_enable_disable(struct pp_hwmgr * hwmgr,bool enable,bool lock) smu8_nbdpm_pstate_enable_disable() argument
822 smu8_disable_nb_dpm(struct pp_hwmgr * hwmgr) smu8_disable_nb_dpm() argument
844 smu8_enable_nb_dpm(struct pp_hwmgr * hwmgr) smu8_enable_nb_dpm() argument
866 smu8_update_low_mem_pstate(struct pp_hwmgr * hwmgr,const void * input) smu8_update_low_mem_pstate() argument
888 smu8_set_power_state_tasks(struct pp_hwmgr * hwmgr,const void * input) smu8_set_power_state_tasks() argument
904 smu8_setup_asic_task(struct pp_hwmgr * hwmgr) smu8_setup_asic_task() argument
930 smu8_power_up_display_clock_sys_pll(struct pp_hwmgr * hwmgr) smu8_power_up_display_clock_sys_pll() argument
938 smu8_clear_nb_dpm_flag(struct pp_hwmgr * hwmgr) smu8_clear_nb_dpm_flag() argument
945 smu8_reset_cc6_data(struct pp_hwmgr * hwmgr) smu8_reset_cc6_data() argument
955 smu8_program_voting_clients(struct pp_hwmgr * hwmgr) smu8_program_voting_clients() argument
962 smu8_clear_voting_clients(struct pp_hwmgr * hwmgr) smu8_clear_voting_clients() argument
968 smu8_start_dpm(struct pp_hwmgr * hwmgr) smu8_start_dpm() argument
980 smu8_stop_dpm(struct pp_hwmgr * hwmgr) smu8_stop_dpm() argument
997 smu8_program_bootup_state(struct pp_hwmgr * hwmgr) smu8_program_bootup_state() argument
1021 smu8_reset_acp_boot_level(struct pp_hwmgr * hwmgr) smu8_reset_acp_boot_level() argument
1028 smu8_populate_umdpstate_clocks(struct pp_hwmgr * hwmgr) smu8_populate_umdpstate_clocks() argument
1040 smu8_enable_dpm_tasks(struct pp_hwmgr * hwmgr) smu8_enable_dpm_tasks() argument
1053 smu8_disable_dpm_tasks(struct pp_hwmgr * hwmgr) smu8_disable_dpm_tasks() argument
1064 smu8_power_off_asic(struct pp_hwmgr * hwmgr) smu8_power_off_asic() argument
1073 smu8_apply_state_adjust_rules(struct pp_hwmgr * hwmgr,struct pp_power_state * prequest_ps,const struct pp_power_state * pcurrent_ps) smu8_apply_state_adjust_rules() argument
1120 smu8_hwmgr_backend_init(struct pp_hwmgr * hwmgr) smu8_hwmgr_backend_init() argument
1150 smu8_hwmgr_backend_fini(struct pp_hwmgr * hwmgr) smu8_hwmgr_backend_fini() argument
1162 smu8_phm_force_dpm_highest(struct pp_hwmgr * hwmgr) smu8_phm_force_dpm_highest() argument
1183 smu8_phm_unforce_dpm_levels(struct pp_hwmgr * hwmgr) smu8_phm_unforce_dpm_levels() argument
1223 smu8_phm_force_dpm_lowest(struct pp_hwmgr * hwmgr) smu8_phm_force_dpm_lowest() argument
1244 smu8_dpm_force_dpm_level(struct pp_hwmgr * hwmgr,enum amd_dpm_forced_level level) smu8_dpm_force_dpm_level() argument
1271 smu8_dpm_powerdown_uvd(struct pp_hwmgr * hwmgr) smu8_dpm_powerdown_uvd() argument
1278 smu8_dpm_powerup_uvd(struct pp_hwmgr * hwmgr) smu8_dpm_powerup_uvd() argument
1291 smu8_dpm_update_vce_dpm(struct pp_hwmgr * hwmgr) smu8_dpm_update_vce_dpm() argument
1325 smu8_dpm_powerdown_vce(struct pp_hwmgr * hwmgr) smu8_dpm_powerdown_vce() argument
1334 smu8_dpm_powerup_vce(struct pp_hwmgr * hwmgr) smu8_dpm_powerup_vce() argument
1343 smu8_dpm_get_mclk(struct pp_hwmgr * hwmgr,bool low) smu8_dpm_get_mclk() argument
1350 smu8_dpm_get_sclk(struct pp_hwmgr * hwmgr,bool low) smu8_dpm_get_sclk() argument
1371 smu8_dpm_patch_boot_state(struct pp_hwmgr * hwmgr,struct pp_hw_power_state * hw_ps) smu8_dpm_patch_boot_state() argument
1386 smu8_dpm_get_pp_table_entry_callback(struct pp_hwmgr * hwmgr,struct pp_hw_power_state * hw_ps,unsigned int index,const void * clock_info) smu8_dpm_get_pp_table_entry_callback() argument
1415 smu8_dpm_get_num_of_pp_table_entries(struct pp_hwmgr * hwmgr) smu8_dpm_get_num_of_pp_table_entries() argument
1425 smu8_dpm_get_pp_table_entry(struct pp_hwmgr * hwmgr,unsigned long entry,struct pp_power_state * ps) smu8_dpm_get_pp_table_entry() argument
1444 smu8_get_power_state_size(struct pp_hwmgr * hwmgr) smu8_get_power_state_size() argument
1464 smu8_set_cpu_power_state(struct pp_hwmgr * hwmgr) smu8_set_cpu_power_state() argument
1498 smu8_store_cc6_data(struct pp_hwmgr * hwmgr,uint32_t separation_time,bool cc6_disable,bool pstate_disable,bool pstate_switch_disable) smu8_store_cc6_data() argument
1525 smu8_get_dal_power_level(struct pp_hwmgr * hwmgr,struct amd_pp_simple_clock_info * info) smu8_get_dal_power_level() argument
1546 smu8_force_clock_level(struct pp_hwmgr * hwmgr,enum pp_clock_type type,uint32_t mask) smu8_force_clock_level() argument
1567 smu8_print_clock_levels(struct pp_hwmgr * hwmgr,enum pp_clock_type type,char * buf) smu8_print_clock_levels() argument
1607 smu8_get_performance_level(struct pp_hwmgr * hwmgr,const struct pp_hw_power_state * state,PHM_PerformanceLevelDesignation designation,uint32_t index,PHM_PerformanceLevel * level) smu8_get_performance_level() argument
1646 smu8_get_current_shallow_sleep_clocks(struct pp_hwmgr * hwmgr,const struct pp_hw_power_state * state,struct pp_clock_info * clock_info) smu8_get_current_shallow_sleep_clocks() argument
1657 smu8_get_clock_by_type(struct pp_hwmgr * hwmgr,enum amd_pp_clock_type type,struct amd_pp_clocks * clocks) smu8_get_clock_by_type() argument
1687 smu8_get_max_high_clocks(struct pp_hwmgr * hwmgr,struct amd_pp_simple_clock_info * clocks) smu8_get_max_high_clocks() argument
1710 smu8_thermal_get_temperature(struct pp_hwmgr * hwmgr) smu8_thermal_get_temperature() argument
1725 smu8_read_sensor(struct pp_hwmgr * hwmgr,int idx,void * value,int * size) smu8_read_sensor() argument
1835 smu8_notify_cac_buffer_info(struct pp_hwmgr * hwmgr,uint32_t virtual_addr_low,uint32_t virtual_addr_hi,uint32_t mc_addr_low,uint32_t mc_addr_hi,uint32_t size) smu8_notify_cac_buffer_info() argument
1866 smu8_get_thermal_temperature_range(struct pp_hwmgr * hwmgr,struct PP_TemperatureRange * thermal_data) smu8_get_thermal_temperature_range() argument
1880 smu8_enable_disable_uvd_dpm(struct pp_hwmgr * hwmgr,bool enable) smu8_enable_disable_uvd_dpm() argument
1905 smu8_dpm_update_uvd_dpm(struct pp_hwmgr * hwmgr,bool bgate) smu8_dpm_update_uvd_dpm() argument
1936 smu8_enable_disable_vce_dpm(struct pp_hwmgr * hwmgr,bool enable) smu8_enable_disable_vce_dpm() argument
1963 smu8_dpm_powergate_acp(struct pp_hwmgr * hwmgr,bool bgate) smu8_dpm_powergate_acp() argument
1978 smu8_dpm_powergate_uvd(struct pp_hwmgr * hwmgr,bool bgate) smu8_dpm_powergate_uvd() argument
2013 smu8_dpm_powergate_vce(struct pp_hwmgr * hwmgr,bool bgate) smu8_dpm_powergate_vce() argument
2074 smu8_init_function_pointers(struct pp_hwmgr * hwmgr) smu8_init_function_pointers() argument
[all...]
H A Dvega12_hwmgr.c64 static void vega12_set_default_registry_data(struct pp_hwmgr *hwmgr) in vega12_set_default_registry_data() argument
138 static int vega12_set_features_platform_caps(struct pp_hwmgr *hwmgr) in vega12_set_features_platform_caps() argument
296 vega12_init_dpm_defaults(struct pp_hwmgr * hwmgr) vega12_init_dpm_defaults() argument
379 vega12_set_private_data_based_on_pptable(struct pp_hwmgr * hwmgr) vega12_set_private_data_based_on_pptable() argument
384 vega12_hwmgr_backend_fini(struct pp_hwmgr * hwmgr) vega12_hwmgr_backend_fini() argument
392 vega12_hwmgr_backend_init(struct pp_hwmgr * hwmgr) vega12_hwmgr_backend_init() argument
460 vega12_init_sclk_threshold(struct pp_hwmgr * hwmgr) vega12_init_sclk_threshold() argument
470 vega12_setup_asic_task(struct pp_hwmgr * hwmgr) vega12_setup_asic_task() argument
494 vega12_override_pcie_parameters(struct pp_hwmgr * hwmgr) vega12_override_pcie_parameters() argument
578 vega12_get_number_of_dpm_level(struct pp_hwmgr * hwmgr,PPCLK_e clk_id,uint32_t * num_of_levels) vega12_get_number_of_dpm_level() argument
594 vega12_get_dpm_frequency_by_index(struct pp_hwmgr * hwmgr,PPCLK_e clkID,uint32_t index,uint32_t * clock) vega12_get_dpm_frequency_by_index() argument
610 vega12_setup_single_dpm_table(struct pp_hwmgr * hwmgr,struct vega12_single_dpm_table * dpm_table,PPCLK_e clk_id) vega12_setup_single_dpm_table() argument
643 vega12_setup_default_dpm_tables(struct pp_hwmgr * hwmgr) vega12_setup_default_dpm_tables() argument
820 vega12_init_smc_table(struct pp_hwmgr * hwmgr) vega12_init_smc_table() argument
859 vega12_run_acg_btc(struct pp_hwmgr * hwmgr) vega12_run_acg_btc() argument
874 vega12_set_allowed_featuresmask(struct pp_hwmgr * hwmgr) vega12_set_allowed_featuresmask() argument
902 vega12_init_powergate_state(struct pp_hwmgr * hwmgr) vega12_init_powergate_state() argument
917 vega12_enable_all_smu_features(struct pp_hwmgr * hwmgr) vega12_enable_all_smu_features() argument
943 vega12_disable_all_smu_features(struct pp_hwmgr * hwmgr) vega12_disable_all_smu_features() argument
968 vega12_odn_initialize_default_settings(struct pp_hwmgr * hwmgr) vega12_odn_initialize_default_settings() argument
973 vega12_set_overdrive_target_percentage(struct pp_hwmgr * hwmgr,uint32_t adjust_percent) vega12_set_overdrive_target_percentage() argument
981 vega12_power_control_set_level(struct pp_hwmgr * hwmgr) vega12_power_control_set_level() argument
996 vega12_get_all_clock_ranges_helper(struct pp_hwmgr * hwmgr,PPCLK_e clkid,struct vega12_clock_range * clock) vega12_get_all_clock_ranges_helper() argument
1023 vega12_get_all_clock_ranges(struct pp_hwmgr * hwmgr) vega12_get_all_clock_ranges() argument
1038 vega12_populate_umdpstate_clocks(struct pp_hwmgr * hwmgr) vega12_populate_umdpstate_clocks() argument
1057 vega12_enable_dpm_tasks(struct pp_hwmgr * hwmgr) vega12_enable_dpm_tasks() argument
1114 vega12_patch_boot_state(struct pp_hwmgr * hwmgr,struct pp_hw_power_state * hw_ps) vega12_patch_boot_state() argument
1159 vega12_upload_dpm_min_level(struct pp_hwmgr * hwmgr) vega12_upload_dpm_min_level() argument
1250 vega12_upload_dpm_max_level(struct pp_hwmgr * hwmgr) vega12_upload_dpm_max_level() argument
1322 vega12_enable_disable_vce_dpm(struct pp_hwmgr * hwmgr,bool enable) vega12_enable_disable_vce_dpm() argument
1339 vega12_dpm_get_sclk(struct pp_hwmgr * hwmgr,bool low) vega12_dpm_get_sclk() argument
1362 vega12_dpm_get_mclk(struct pp_hwmgr * hwmgr,bool low) vega12_dpm_get_mclk() argument
1385 vega12_get_metrics_table(struct pp_hwmgr * hwmgr,SmuMetrics_t * metrics_table,bool bypass_cache) vega12_get_metrics_table() argument
1413 vega12_get_gpu_power(struct pp_hwmgr * hwmgr,uint32_t * query) vega12_get_gpu_power() argument
1427 vega12_get_current_gfx_clk_freq(struct pp_hwmgr * hwmgr,uint32_t * gfx_freq) vega12_get_current_gfx_clk_freq() argument
1444 vega12_get_current_mclk_freq(struct pp_hwmgr * hwmgr,uint32_t * mclk_freq) vega12_get_current_mclk_freq() argument
1462 vega12_get_current_activity_percent(struct pp_hwmgr * hwmgr,int idx,uint32_t * activity_percent) vega12_get_current_activity_percent() argument
1488 vega12_read_sensor(struct pp_hwmgr * hwmgr,int idx,void * value,int * size) vega12_read_sensor() argument
1559 vega12_notify_smc_display_change(struct pp_hwmgr * hwmgr,bool has_disp) vega12_notify_smc_display_change() argument
1573 vega12_display_clock_voltage_request(struct pp_hwmgr * hwmgr,struct pp_display_clock_request * clock_req) vega12_display_clock_voltage_request() argument
1616 vega12_notify_smc_display_config_after_ps_adjustment(struct pp_hwmgr * hwmgr) vega12_notify_smc_display_config_after_ps_adjustment() argument
1654 vega12_force_dpm_highest(struct pp_hwmgr * hwmgr) vega12_force_dpm_highest() argument
1684 vega12_force_dpm_lowest(struct pp_hwmgr * hwmgr) vega12_force_dpm_lowest() argument
1714 vega12_unforce_dpm_levels(struct pp_hwmgr * hwmgr) vega12_unforce_dpm_levels() argument
1727 vega12_get_profiling_clk_mask(struct pp_hwmgr * hwmgr,enum amd_dpm_forced_level level,uint32_t * sclk_mask,uint32_t * mclk_mask,uint32_t * soc_mask) vega12_get_profiling_clk_mask() argument
1760 vega12_set_fan_control_mode(struct pp_hwmgr * hwmgr,uint32_t mode) vega12_set_fan_control_mode() argument
1778 vega12_dpm_force_dpm_level(struct pp_hwmgr * hwmgr,enum amd_dpm_forced_level level) vega12_dpm_force_dpm_level() argument
1815 vega12_get_fan_control_mode(struct pp_hwmgr * hwmgr) vega12_get_fan_control_mode() argument
1825 vega12_get_dal_power_level(struct pp_hwmgr * hwmgr,struct amd_pp_simple_clock_info * info) vega12_get_dal_power_level() argument
1840 vega12_get_clock_ranges(struct pp_hwmgr * hwmgr,uint32_t * clock,PPCLK_e clock_select,bool max) vega12_get_clock_ranges() argument
1855 vega12_get_sclks(struct pp_hwmgr * hwmgr,struct pp_clock_levels_with_latency * clocks) vega12_get_sclks() argument
1882 vega12_get_mem_latency(struct pp_hwmgr * hwmgr,uint32_t clock) vega12_get_mem_latency() argument
1888 vega12_get_memclocks(struct pp_hwmgr * hwmgr,struct pp_clock_levels_with_latency * clocks) vega12_get_memclocks() argument
1915 vega12_get_dcefclocks(struct pp_hwmgr * hwmgr,struct pp_clock_levels_with_latency * clocks) vega12_get_dcefclocks() argument
1943 vega12_get_socclocks(struct pp_hwmgr * hwmgr,struct pp_clock_levels_with_latency * clocks) vega12_get_socclocks() argument
1972 vega12_get_clock_by_type_with_latency(struct pp_hwmgr * hwmgr,enum amd_pp_clock_type type,struct pp_clock_levels_with_latency * clocks) vega12_get_clock_by_type_with_latency() argument
1998 vega12_get_clock_by_type_with_voltage(struct pp_hwmgr * hwmgr,enum amd_pp_clock_type type,struct pp_clock_levels_with_voltage * clocks) vega12_get_clock_by_type_with_voltage() argument
2007 vega12_set_watermarks_for_clocks_ranges(struct pp_hwmgr * hwmgr,void * clock_ranges) vega12_set_watermarks_for_clocks_ranges() argument
2025 vega12_force_clock_level(struct pp_hwmgr * hwmgr,enum pp_clock_type type,uint32_t mask) vega12_force_clock_level() argument
2134 vega12_get_ppfeature_status(struct pp_hwmgr * hwmgr,char * buf) vega12_get_ppfeature_status() argument
2197 vega12_set_ppfeature_status(struct pp_hwmgr * hwmgr,uint64_t new_ppfeature_masks) vega12_set_ppfeature_status() argument
2234 vega12_get_current_pcie_link_width_level(struct pp_hwmgr * hwmgr) vega12_get_current_pcie_link_width_level() argument
2243 vega12_get_current_pcie_link_width(struct pp_hwmgr * hwmgr) vega12_get_current_pcie_link_width() argument
2254 vega12_get_current_pcie_link_speed_level(struct pp_hwmgr * hwmgr) vega12_get_current_pcie_link_speed_level() argument
2263 vega12_get_current_pcie_link_speed(struct pp_hwmgr * hwmgr) vega12_get_current_pcie_link_speed() argument
2274 vega12_print_clock_levels(struct pp_hwmgr * hwmgr,enum pp_clock_type type,char * buf) vega12_print_clock_levels() argument
2358 vega12_apply_clocks_adjust_rules(struct pp_hwmgr * hwmgr) vega12_apply_clocks_adjust_rules() argument
2518 vega12_set_uclk_to_highest_dpm_level(struct pp_hwmgr * hwmgr,struct vega12_single_dpm_table * dpm_table) vega12_set_uclk_to_highest_dpm_level() argument
2544 vega12_pre_display_configuration_changed_task(struct pp_hwmgr * hwmgr) vega12_pre_display_configuration_changed_task() argument
2559 vega12_display_configuration_changed_task(struct pp_hwmgr * hwmgr) vega12_display_configuration_changed_task() argument
2583 vega12_enable_disable_uvd_dpm(struct pp_hwmgr * hwmgr,bool enable) vega12_enable_disable_uvd_dpm() argument
2600 vega12_power_gate_vce(struct pp_hwmgr * hwmgr,bool bgate) vega12_power_gate_vce() argument
2611 vega12_power_gate_uvd(struct pp_hwmgr * hwmgr,bool bgate) vega12_power_gate_uvd() argument
2623 vega12_check_smc_update_required_for_display_configuration(struct pp_hwmgr * hwmgr) vega12_check_smc_update_required_for_display_configuration() argument
2639 vega12_disable_dpm_tasks(struct pp_hwmgr * hwmgr) vega12_disable_dpm_tasks() argument
2650 vega12_power_off_asic(struct pp_hwmgr * hwmgr) vega12_power_off_asic() argument
2741 vega12_notify_cac_buffer_info(struct pp_hwmgr * hwmgr,uint32_t virtual_addr_low,uint32_t virtual_addr_hi,uint32_t mc_addr_low,uint32_t mc_addr_hi,uint32_t size) vega12_notify_cac_buffer_info() argument
2773 vega12_get_thermal_temperature_range(struct pp_hwmgr * hwmgr,struct PP_TemperatureRange * thermal_data) vega12_get_thermal_temperature_range() argument
2802 vega12_enable_gfx_off(struct pp_hwmgr * hwmgr) vega12_enable_gfx_off() argument
2814 vega12_disable_gfx_off(struct pp_hwmgr * hwmgr) vega12_disable_gfx_off() argument
2826 vega12_gfx_off_control(struct pp_hwmgr * hwmgr,bool enable) vega12_gfx_off_control() argument
2834 vega12_get_performance_level(struct pp_hwmgr * hwmgr,const struct pp_hw_power_state * state,PHM_PerformanceLevelDesignation designation,uint32_t index,PHM_PerformanceLevel * level) vega12_get_performance_level() argument
2841 vega12_set_mp1_state(struct pp_hwmgr * hwmgr,enum pp_mp1_state mp1_state) vega12_set_mp1_state() argument
2877 vega12_get_gpu_metrics(struct pp_hwmgr * hwmgr,void ** table) vega12_get_gpu_metrics() argument
2988 vega12_hwmgr_init(struct pp_hwmgr * hwmgr) vega12_hwmgr_init() argument
[all...]
H A Dvega20_hwmgr.c62 static void vega20_set_default_registry_data(struct pp_hwmgr *hwmgr) in vega20_set_default_registry_data() argument
176 vega20_set_features_platform_caps(struct pp_hwmgr * hwmgr) vega20_set_features_platform_caps() argument
331 vega20_init_dpm_defaults(struct pp_hwmgr * hwmgr) vega20_init_dpm_defaults() argument
420 vega20_set_private_data_based_on_pptable(struct pp_hwmgr * hwmgr) vega20_set_private_data_based_on_pptable() argument
425 vega20_hwmgr_backend_fini(struct pp_hwmgr * hwmgr) vega20_hwmgr_backend_fini() argument
433 vega20_hwmgr_backend_init(struct pp_hwmgr * hwmgr) vega20_hwmgr_backend_init() argument
489 vega20_init_sclk_threshold(struct pp_hwmgr * hwmgr) vega20_init_sclk_threshold() argument
499 vega20_setup_asic_task(struct pp_hwmgr * hwmgr) vega20_setup_asic_task() argument
536 vega20_get_number_of_dpm_level(struct pp_hwmgr * hwmgr,PPCLK_e clk_id,uint32_t * num_of_levels) vega20_get_number_of_dpm_level() argument
552 vega20_get_dpm_frequency_by_index(struct pp_hwmgr * hwmgr,PPCLK_e clk_id,uint32_t index,uint32_t * clk) vega20_get_dpm_frequency_by_index() argument
568 vega20_setup_single_dpm_table(struct pp_hwmgr * hwmgr,struct vega20_single_dpm_table * dpm_table,PPCLK_e clk_id) vega20_setup_single_dpm_table() argument
593 vega20_setup_gfxclk_dpm_table(struct pp_hwmgr * hwmgr) vega20_setup_gfxclk_dpm_table() argument
614 vega20_setup_memclk_dpm_table(struct pp_hwmgr * hwmgr) vega20_setup_memclk_dpm_table() argument
643 vega20_setup_default_dpm_tables(struct pp_hwmgr * hwmgr) vega20_setup_default_dpm_tables() argument
790 vega20_init_smc_table(struct pp_hwmgr * hwmgr) vega20_init_smc_table() argument
840 vega20_override_pcie_parameters(struct pp_hwmgr * hwmgr) vega20_override_pcie_parameters() argument
925 vega20_set_allowed_featuresmask(struct pp_hwmgr * hwmgr) vega20_set_allowed_featuresmask() argument
958 vega20_run_btc(struct pp_hwmgr * hwmgr) vega20_run_btc() argument
963 vega20_run_btc_afll(struct pp_hwmgr * hwmgr) vega20_run_btc_afll() argument
968 vega20_enable_all_smu_features(struct pp_hwmgr * hwmgr) vega20_enable_all_smu_features() argument
1005 vega20_notify_smc_display_change(struct pp_hwmgr * hwmgr) vega20_notify_smc_display_change() argument
1018 vega20_send_clock_ratio(struct pp_hwmgr * hwmgr) vega20_send_clock_ratio() argument
1029 vega20_disable_all_smu_features(struct pp_hwmgr * hwmgr) vega20_disable_all_smu_features() argument
1048 vega20_od8_set_feature_capabilities(struct pp_hwmgr * hwmgr) vega20_od8_set_feature_capabilities() argument
1141 vega20_od8_set_feature_id(struct pp_hwmgr * hwmgr) vega20_od8_set_feature_id() argument
1228 vega20_od8_get_gfx_clock_base_voltage(struct pp_hwmgr * hwmgr,uint32_t * voltage,uint32_t freq) vega20_od8_get_gfx_clock_base_voltage() argument
1248 vega20_od8_initialize_default_settings(struct pp_hwmgr * hwmgr) vega20_od8_initialize_default_settings() argument
1401 vega20_od8_set_settings(struct pp_hwmgr * hwmgr,uint32_t index,uint32_t value) vega20_od8_set_settings() argument
1477 vega20_get_sclk_od(struct pp_hwmgr * hwmgr) vega20_get_sclk_od() argument
1496 vega20_set_sclk_od(struct pp_hwmgr * hwmgr,uint32_t value) vega20_set_sclk_od() argument
1523 vega20_get_mclk_od(struct pp_hwmgr * hwmgr) vega20_get_mclk_od() argument
1542 vega20_set_mclk_od(struct pp_hwmgr * hwmgr,uint32_t value) vega20_set_mclk_od() argument
1568 vega20_populate_umdpstate_clocks(struct pp_hwmgr * hwmgr) vega20_populate_umdpstate_clocks() argument
1587 vega20_get_max_sustainable_clock(struct pp_hwmgr * hwmgr,PP_Clock * clock,PPCLK_e clock_select) vega20_get_max_sustainable_clock() argument
1612 vega20_init_max_sustainable_clocks(struct pp_hwmgr * hwmgr) vega20_init_max_sustainable_clocks() argument
1670 vega20_enable_mgpu_fan_boost(struct pp_hwmgr * hwmgr) vega20_enable_mgpu_fan_boost() argument
1684 vega20_init_powergate_state(struct pp_hwmgr * hwmgr) vega20_init_powergate_state() argument
1693 vega20_enable_dpm_tasks(struct pp_hwmgr * hwmgr) vega20_enable_dpm_tasks() argument
1820 vega20_upload_dpm_min_level(struct pp_hwmgr * hwmgr,uint32_t feature_mask) vega20_upload_dpm_min_level() argument
1921 vega20_upload_dpm_max_level(struct pp_hwmgr * hwmgr,uint32_t feature_mask) vega20_upload_dpm_max_level() argument
2011 vega20_enable_disable_vce_dpm(struct pp_hwmgr * hwmgr,bool enable) vega20_enable_disable_vce_dpm() argument
2037 vega20_get_clock_ranges(struct pp_hwmgr * hwmgr,uint32_t * clock,PPCLK_e clock_select,bool max) vega20_get_clock_ranges() argument
2063 vega20_dpm_get_sclk(struct pp_hwmgr * hwmgr,bool low) vega20_dpm_get_sclk() argument
2089 vega20_dpm_get_mclk(struct pp_hwmgr * hwmgr,bool low) vega20_dpm_get_mclk() argument
2115 vega20_get_metrics_table(struct pp_hwmgr * hwmgr,SmuMetrics_t * metrics_table,bool bypass_cache) vega20_get_metrics_table() argument
2143 vega20_get_gpu_power(struct pp_hwmgr * hwmgr,int idx,uint32_t * query) vega20_get_gpu_power() argument
2169 vega20_get_current_clk_freq(struct pp_hwmgr * hwmgr,PPCLK_e clk_id,uint32_t * clk_freq) vega20_get_current_clk_freq() argument
2187 vega20_get_current_activity_percent(struct pp_hwmgr * hwmgr,int idx,uint32_t * activity_percent) vega20_get_current_activity_percent() argument
2213 vega20_read_sensor(struct pp_hwmgr * hwmgr,int idx,void * value,int * size) vega20_read_sensor() argument
2298 vega20_display_clock_voltage_request(struct pp_hwmgr * hwmgr,struct pp_display_clock_request * clock_req) vega20_display_clock_voltage_request() argument
2340 vega20_get_performance_level(struct pp_hwmgr * hwmgr,const struct pp_hw_power_state * state,PHM_PerformanceLevelDesignation designation,uint32_t index,PHM_PerformanceLevel * level) vega20_get_performance_level() argument
2348 vega20_notify_smc_display_config_after_ps_adjustment(struct pp_hwmgr * hwmgr) vega20_notify_smc_display_config_after_ps_adjustment() argument
2391 vega20_force_dpm_highest(struct pp_hwmgr * hwmgr) vega20_force_dpm_highest() argument
2433 vega20_force_dpm_lowest(struct pp_hwmgr * hwmgr) vega20_force_dpm_lowest() argument
2476 vega20_unforce_dpm_levels(struct pp_hwmgr * hwmgr) vega20_unforce_dpm_levels() argument
2533 vega20_get_profiling_clk_mask(struct pp_hwmgr * hwmgr,enum amd_dpm_forced_level level,uint32_t * sclk_mask,uint32_t * mclk_mask,uint32_t * soc_mask) vega20_get_profiling_clk_mask() argument
2566 vega20_force_clock_level(struct pp_hwmgr * hwmgr,enum pp_clock_type type,uint32_t mask) vega20_force_clock_level() argument
2730 vega20_dpm_force_dpm_level(struct pp_hwmgr * hwmgr,enum amd_dpm_forced_level level) vega20_dpm_force_dpm_level() argument
2770 vega20_get_fan_control_mode(struct pp_hwmgr * hwmgr) vega20_get_fan_control_mode() argument
2780 vega20_set_fan_control_mode(struct pp_hwmgr * hwmgr,uint32_t mode) vega20_set_fan_control_mode() argument
2799 vega20_get_dal_power_level(struct pp_hwmgr * hwmgr,struct amd_pp_simple_clock_info * info) vega20_get_dal_power_level() argument
2815 vega20_get_sclks(struct pp_hwmgr * hwmgr,struct pp_clock_levels_with_latency * clocks) vega20_get_sclks() argument
2837 vega20_get_mem_latency(struct pp_hwmgr * hwmgr,uint32_t clock) vega20_get_mem_latency() argument
2843 vega20_get_memclocks(struct pp_hwmgr * hwmgr,struct pp_clock_levels_with_latency * clocks) vega20_get_memclocks() argument
2868 vega20_get_dcefclocks(struct pp_hwmgr * hwmgr,struct pp_clock_levels_with_latency * clocks) vega20_get_dcefclocks() argument
2890 vega20_get_socclocks(struct pp_hwmgr * hwmgr,struct pp_clock_levels_with_latency * clocks) vega20_get_socclocks() argument
2913 vega20_get_clock_by_type_with_latency(struct pp_hwmgr * hwmgr,enum amd_pp_clock_type type,struct pp_clock_levels_with_latency * clocks) vega20_get_clock_by_type_with_latency() argument
2939 vega20_get_clock_by_type_with_voltage(struct pp_hwmgr * hwmgr,enum amd_pp_clock_type type,struct pp_clock_levels_with_voltage * clocks) vega20_get_clock_by_type_with_voltage() argument
2948 vega20_set_watermarks_for_clocks_ranges(struct pp_hwmgr * hwmgr,void * clock_ranges) vega20_set_watermarks_for_clocks_ranges() argument
2966 vega20_odn_edit_dpm_table(struct pp_hwmgr * hwmgr,enum PP_OD_DPM_TABLE_COMMAND type,long * input,uint32_t size) vega20_odn_edit_dpm_table() argument
3180 vega20_set_mp1_state(struct pp_hwmgr * hwmgr,enum pp_mp1_state mp1_state) vega20_set_mp1_state() argument
3208 vega20_get_ppfeature_status(struct pp_hwmgr * hwmgr,char * buf) vega20_get_ppfeature_status() argument
3276 vega20_set_ppfeature_status(struct pp_hwmgr * hwmgr,uint64_t new_ppfeature_masks) vega20_set_ppfeature_status() argument
3325 vega20_get_current_pcie_link_width_level(struct pp_hwmgr * hwmgr) vega20_get_current_pcie_link_width_level() argument
3334 vega20_get_current_pcie_link_width(struct pp_hwmgr * hwmgr) vega20_get_current_pcie_link_width() argument
3345 vega20_get_current_pcie_link_speed_level(struct pp_hwmgr * hwmgr) vega20_get_current_pcie_link_speed_level() argument
3354 vega20_get_current_pcie_link_speed(struct pp_hwmgr * hwmgr) vega20_get_current_pcie_link_speed() argument
3365 vega20_print_clock_levels(struct pp_hwmgr * hwmgr,enum pp_clock_type type,char * buf) vega20_print_clock_levels() argument
3584 vega20_set_uclk_to_highest_dpm_level(struct pp_hwmgr * hwmgr,struct vega20_single_dpm_table * dpm_table) vega20_set_uclk_to_highest_dpm_level() argument
3610 vega20_set_fclk_to_highest_dpm_level(struct pp_hwmgr * hwmgr) vega20_set_fclk_to_highest_dpm_level() argument
3636 vega20_pre_display_configuration_changed_task(struct pp_hwmgr * hwmgr) vega20_pre_display_configuration_changed_task() argument
3652 vega20_display_configuration_changed_task(struct pp_hwmgr * hwmgr) vega20_display_configuration_changed_task() argument
3680 vega20_enable_disable_uvd_dpm(struct pp_hwmgr * hwmgr,bool enable) vega20_enable_disable_uvd_dpm() argument
3706 vega20_power_gate_vce(struct pp_hwmgr * hwmgr,bool bgate) vega20_power_gate_vce() argument
3728 vega20_power_gate_uvd(struct pp_hwmgr * hwmgr,bool bgate) vega20_power_gate_uvd() argument
3739 vega20_apply_clocks_adjust_rules(struct pp_hwmgr * hwmgr) vega20_apply_clocks_adjust_rules() argument
3917 vega20_check_smc_update_required_for_display_configuration(struct pp_hwmgr * hwmgr) vega20_check_smc_update_required_for_display_configuration() argument
3934 vega20_disable_dpm_tasks(struct pp_hwmgr * hwmgr) vega20_disable_dpm_tasks() argument
3946 vega20_power_off_asic(struct pp_hwmgr * hwmgr) vega20_power_off_asic() argument
3991 vega20_get_power_profile_mode(struct pp_hwmgr * hwmgr,char * buf) vega20_get_power_profile_mode() argument
4091 vega20_set_power_profile_mode(struct pp_hwmgr * hwmgr,long * input,uint32_t size) vega20_set_power_profile_mode() argument
4197 vega20_notify_cac_buffer_info(struct pp_hwmgr * hwmgr,uint32_t virtual_addr_low,uint32_t virtual_addr_hi,uint32_t mc_addr_low,uint32_t mc_addr_hi,uint32_t size) vega20_notify_cac_buffer_info() argument
4229 vega20_get_thermal_temperature_range(struct pp_hwmgr * hwmgr,struct PP_TemperatureRange * thermal_data) vega20_get_thermal_temperature_range() argument
4258 vega20_smu_i2c_bus_access(struct pp_hwmgr * hwmgr,bool acquire) vega20_smu_i2c_bus_access() argument
4277 vega20_set_df_cstate(struct pp_hwmgr * hwmgr,enum pp_df_cstate state) vega20_set_df_cstate() argument
4296 vega20_set_xgmi_pstate(struct pp_hwmgr * hwmgr,uint32_t pstate) vega20_set_xgmi_pstate() argument
4323 vega20_get_gpu_metrics(struct pp_hwmgr * hwmgr,void ** table) vega20_get_gpu_metrics() argument
4450 vega20_hwmgr_init(struct pp_hwmgr * hwmgr) vega20_hwmgr_init() argument
[all...]
H A Dhwmgr.c61 static void hwmgr_init_workload_prority(struct pp_hwmgr *hwmgr) in hwmgr_init_workload_prority() argument
78 hwmgr_early_init(struct pp_hwmgr * hwmgr) hwmgr_early_init() argument
196 hwmgr_sw_init(struct pp_hwmgr * hwmgr) hwmgr_sw_init() argument
208 hwmgr_sw_fini(struct pp_hwmgr * hwmgr) hwmgr_sw_fini() argument
216 hwmgr_hw_init(struct pp_hwmgr * hwmgr) hwmgr_hw_init() argument
279 hwmgr_hw_fini(struct pp_hwmgr * hwmgr) hwmgr_hw_fini() argument
297 hwmgr_suspend(struct pp_hwmgr * hwmgr) hwmgr_suspend() argument
316 hwmgr_resume(struct pp_hwmgr * hwmgr) hwmgr_resume() argument
357 hwmgr_handle_task(struct pp_hwmgr * hwmgr,enum amd_pp_task task_id,enum amd_pm_state_type * user_state) hwmgr_handle_task() argument
409 hwmgr_init_default_caps(struct pp_hwmgr * hwmgr) hwmgr_init_default_caps() argument
441 hwmgr_set_user_specify_caps(struct pp_hwmgr * hwmgr) hwmgr_set_user_specify_caps() argument
468 polaris_set_asic_special_caps(struct pp_hwmgr * hwmgr) polaris_set_asic_special_caps() argument
501 fiji_set_asic_special_caps(struct pp_hwmgr * hwmgr) fiji_set_asic_special_caps() argument
516 tonga_set_asic_special_caps(struct pp_hwmgr * hwmgr) tonga_set_asic_special_caps() argument
536 topaz_set_asic_special_caps(struct pp_hwmgr * hwmgr) topaz_set_asic_special_caps() argument
551 ci_set_asic_special_caps(struct pp_hwmgr * hwmgr) ci_set_asic_special_caps() argument
[all...]
H A Dsmu7_hwmgr.c203 static int smu7_get_mc_microcode_version(struct pp_hwmgr *hwmgr) in smu7_get_mc_microcode_version() argument
212 static uint16_t smu7_get_current_pcie_speed(struct pp_hwmgr *hwmgr) in smu7_get_current_pcie_speed() argument
223 smu7_get_current_pcie_lane_number(struct pp_hwmgr * hwmgr) smu7_get_current_pcie_lane_number() argument
243 smu7_enable_smc_voltage_controller(struct pp_hwmgr * hwmgr) smu7_enable_smc_voltage_controller() argument
264 smu7_voltage_control(const struct pp_hwmgr * hwmgr) smu7_voltage_control() argument
278 smu7_enable_voltage_control(struct pp_hwmgr * hwmgr) smu7_enable_voltage_control() argument
316 smu7_construct_voltage_tables(struct pp_hwmgr * hwmgr) smu7_construct_voltage_tables() argument
429 smu7_program_static_screen_threshold_parameters(struct pp_hwmgr * hwmgr) smu7_program_static_screen_threshold_parameters() argument
451 smu7_enable_display_gap(struct pp_hwmgr * hwmgr) smu7_enable_display_gap() argument
475 smu7_program_voting_clients(struct pp_hwmgr * hwmgr) smu7_program_voting_clients() argument
493 smu7_clear_voting_clients(struct pp_hwmgr * hwmgr) smu7_clear_voting_clients() argument
513 smu7_copy_and_switch_arb_sets(struct pp_hwmgr * hwmgr,uint32_t arb_src,uint32_t arb_dest) smu7_copy_and_switch_arb_sets() argument
559 smu7_reset_to_default(struct pp_hwmgr * hwmgr) smu7_reset_to_default() argument
571 smu7_initial_switch_from_arbf0_to_f1(struct pp_hwmgr * hwmgr) smu7_initial_switch_from_arbf0_to_f1() argument
577 smu7_force_switch_to_arbf0(struct pp_hwmgr * hwmgr) smu7_force_switch_to_arbf0() argument
592 smu7_override_pcie_speed(struct pp_hwmgr * hwmgr) smu7_override_pcie_speed() argument
613 smu7_override_pcie_width(struct pp_hwmgr * hwmgr) smu7_override_pcie_width() argument
634 smu7_setup_default_pcie_table(struct pp_hwmgr * hwmgr) smu7_setup_default_pcie_table() argument
739 smu7_reset_dpm_tables(struct pp_hwmgr * hwmgr) smu7_reset_dpm_tables() argument
781 smu7_setup_dpm_tables_v0(struct pp_hwmgr * hwmgr) smu7_setup_dpm_tables_v0() argument
867 smu7_setup_dpm_tables_v1(struct pp_hwmgr * hwmgr) smu7_setup_dpm_tables_v1() argument
932 smu7_odn_initial_default_setting(struct pp_hwmgr * hwmgr) smu7_odn_initial_default_setting() argument
977 smu7_setup_voltage_range_from_vbios(struct pp_hwmgr * hwmgr) smu7_setup_voltage_range_from_vbios() argument
1005 smu7_check_dpm_table_updated(struct pp_hwmgr * hwmgr) smu7_check_dpm_table_updated() argument
1059 smu7_setup_default_dpm_tables(struct pp_hwmgr * hwmgr) smu7_setup_default_dpm_tables() argument
1088 smu7_enable_vrhot_gpio_interrupt(struct pp_hwmgr * hwmgr) smu7_enable_vrhot_gpio_interrupt() argument
1100 smu7_enable_sclk_control(struct pp_hwmgr * hwmgr) smu7_enable_sclk_control() argument
1107 smu7_enable_ulv(struct pp_hwmgr * hwmgr) smu7_enable_ulv() argument
1117 smu7_disable_ulv(struct pp_hwmgr * hwmgr) smu7_disable_ulv() argument
1127 smu7_enable_deep_sleep_master_switch(struct pp_hwmgr * hwmgr) smu7_enable_deep_sleep_master_switch() argument
1148 smu7_disable_deep_sleep_master_switch(struct pp_hwmgr * hwmgr) smu7_disable_deep_sleep_master_switch() argument
1164 smu7_disable_sclk_vce_handshake(struct pp_hwmgr * hwmgr) smu7_disable_sclk_vce_handshake() argument
1180 smu7_disable_handshake_uvd(struct pp_hwmgr * hwmgr) smu7_disable_handshake_uvd() argument
1197 smu7_enable_sclk_mclk_dpm(struct pp_hwmgr * hwmgr) smu7_enable_sclk_mclk_dpm() argument
1261 smu7_start_dpm(struct pp_hwmgr * hwmgr) smu7_start_dpm() argument
1322 smu7_disable_sclk_mclk_dpm(struct pp_hwmgr * hwmgr) smu7_disable_sclk_mclk_dpm() argument
1345 smu7_stop_dpm(struct pp_hwmgr * hwmgr) smu7_stop_dpm() argument
1377 smu7_set_dpm_event_sources(struct pp_hwmgr * hwmgr,uint32_t sources) smu7_set_dpm_event_sources() argument
1417 smu7_enable_auto_throttle_source(struct pp_hwmgr * hwmgr,PHM_AutoThrottleSource source) smu7_enable_auto_throttle_source() argument
1429 smu7_enable_thermal_auto_throttle(struct pp_hwmgr * hwmgr) smu7_enable_thermal_auto_throttle() argument
1434 smu7_disable_auto_throttle_source(struct pp_hwmgr * hwmgr,PHM_AutoThrottleSource source) smu7_disable_auto_throttle_source() argument
1446 smu7_disable_thermal_auto_throttle(struct pp_hwmgr * hwmgr) smu7_disable_thermal_auto_throttle() argument
1451 smu7_pcie_performance_request(struct pp_hwmgr * hwmgr) smu7_pcie_performance_request() argument
1459 smu7_program_edc_didt_registers(struct pp_hwmgr * hwmgr,uint32_t * cac_config_regs,AtomCtrl_EDCLeakgeTable * edc_leakage_table) smu7_program_edc_didt_registers() argument
1477 smu7_populate_edc_leakage_registers(struct pp_hwmgr * hwmgr) smu7_populate_edc_leakage_registers() argument
1503 smu7_populate_umdpstate_clocks(struct pp_hwmgr * hwmgr) smu7_populate_umdpstate_clocks() argument
1564 smu7_enable_dpm_tasks(struct pp_hwmgr * hwmgr) smu7_enable_dpm_tasks() argument
1693 smu7_avfs_control(struct pp_hwmgr * hwmgr,bool enable) smu7_avfs_control() argument
1717 smu7_update_avfs(struct pp_hwmgr * hwmgr) smu7_update_avfs() argument
1736 smu7_disable_dpm_tasks(struct pp_hwmgr * hwmgr) smu7_disable_dpm_tasks() argument
1801 smu7_init_dpm_defaults(struct pp_hwmgr * hwmgr) smu7_init_dpm_defaults() argument
1985 smu7_calculate_ro_range(struct pp_hwmgr * hwmgr) smu7_calculate_ro_range() argument
2045 smu7_get_evv_voltages(struct pp_hwmgr * hwmgr) smu7_get_evv_voltages() argument
2146 smu7_patch_ppt_v1_with_vdd_leakage(struct pp_hwmgr * hwmgr,uint16_t * voltage,struct smu7_leakage_voltage * leakage_table) smu7_patch_ppt_v1_with_vdd_leakage() argument
2173 smu7_patch_lookup_table_with_leakage(struct pp_hwmgr * hwmgr,phm_ppt_v1_voltage_lookup_table * lookup_table,struct smu7_leakage_voltage * leakage_table) smu7_patch_lookup_table_with_leakage() argument
2187 smu7_patch_clock_voltage_limits_with_vddc_leakage(struct pp_hwmgr * hwmgr,struct smu7_leakage_voltage * leakage_table,uint16_t * vddc) smu7_patch_clock_voltage_limits_with_vddc_leakage() argument
2199 smu7_patch_voltage_dependency_tables_with_lookup_table(struct pp_hwmgr * hwmgr) smu7_patch_voltage_dependency_tables_with_lookup_table() argument
2244 phm_add_voltage(struct pp_hwmgr * hwmgr,phm_ppt_v1_voltage_lookup_table * look_up_table,phm_ppt_v1_voltage_lookup_record * record) phm_add_voltage() argument
2281 smu7_calc_voltage_dependency_tables(struct pp_hwmgr * hwmgr) smu7_calc_voltage_dependency_tables() argument
2323 smu7_calc_mm_voltage_dependency_table(struct pp_hwmgr * hwmgr) smu7_calc_mm_voltage_dependency_table() argument
2349 smu7_sort_lookup_table(struct pp_hwmgr * hwmgr,struct phm_ppt_v1_voltage_lookup_table * lookup_table) smu7_sort_lookup_table() argument
2372 smu7_complete_dependency_tables(struct pp_hwmgr * hwmgr) smu7_complete_dependency_tables() argument
2424 smu7_find_highest_vddc(struct pp_hwmgr * hwmgr) smu7_find_highest_vddc() argument
2446 smu7_set_private_data_based_on_pptable_v1(struct pp_hwmgr * hwmgr) smu7_set_private_data_based_on_pptable_v1() argument
2491 smu7_patch_voltage_workaround(struct pp_hwmgr * hwmgr) smu7_patch_voltage_workaround() argument
2535 smu7_thermal_parameter_init(struct pp_hwmgr * hwmgr) smu7_thermal_parameter_init() argument
2629 smu7_patch_ppt_v0_with_vdd_leakage(struct pp_hwmgr * hwmgr,uint32_t * voltage,struct smu7_leakage_voltage * leakage_table) smu7_patch_ppt_v0_with_vdd_leakage() argument
2649 smu7_patch_vddc(struct pp_hwmgr * hwmgr,struct phm_clock_voltage_dependency_table * tab) smu7_patch_vddc() argument
2663 smu7_patch_vddci(struct pp_hwmgr * hwmgr,struct phm_clock_voltage_dependency_table * tab) smu7_patch_vddci() argument
2677 smu7_patch_vce_vddc(struct pp_hwmgr * hwmgr,struct phm_vce_clock_voltage_dependency_table * tab) smu7_patch_vce_vddc() argument
2692 smu7_patch_uvd_vddc(struct pp_hwmgr * hwmgr,struct phm_uvd_clock_voltage_dependency_table * tab) smu7_patch_uvd_vddc() argument
2706 smu7_patch_vddc_shed_limit(struct pp_hwmgr * hwmgr,struct phm_phase_shedding_limits_table * tab) smu7_patch_vddc_shed_limit() argument
2720 smu7_patch_samu_vddc(struct pp_hwmgr * hwmgr,struct phm_samu_clock_voltage_dependency_table * tab) smu7_patch_samu_vddc() argument
2734 smu7_patch_acp_vddc(struct pp_hwmgr * hwmgr,struct phm_acp_clock_voltage_dependency_table * tab) smu7_patch_acp_vddc() argument
2748 smu7_patch_limits_vddc(struct pp_hwmgr * hwmgr,struct phm_clock_and_voltage_limits * tab) smu7_patch_limits_vddc() argument
2768 smu7_patch_cac_vddc(struct pp_hwmgr * hwmgr,struct phm_cac_leakage_table * tab) smu7_patch_cac_vddc() argument
2785 smu7_patch_dependency_tables_with_leakage(struct pp_hwmgr * hwmgr) smu7_patch_dependency_tables_with_leakage() argument
2841 smu7_set_private_data_based_on_pptable_v0(struct pp_hwmgr * hwmgr) smu7_set_private_data_based_on_pptable_v0() argument
2884 smu7_hwmgr_backend_fini(struct pp_hwmgr * hwmgr) smu7_hwmgr_backend_fini() argument
2894 smu7_get_elb_voltages(struct pp_hwmgr * hwmgr) smu7_get_elb_voltages() argument
2925 smu7_update_edc_leakage_table(struct pp_hwmgr * hwmgr) smu7_update_edc_leakage_table() argument
2958 smu7_hwmgr_backend_init(struct pp_hwmgr * hwmgr) smu7_hwmgr_backend_init() argument
3030 smu7_force_dpm_highest(struct pp_hwmgr * hwmgr) smu7_force_dpm_highest() argument
3082 smu7_upload_dpm_level_enable_mask(struct pp_hwmgr * hwmgr) smu7_upload_dpm_level_enable_mask() argument
3109 smu7_unforce_dpm_levels(struct pp_hwmgr * hwmgr) smu7_unforce_dpm_levels() argument
3125 smu7_force_dpm_lowest(struct pp_hwmgr * hwmgr) smu7_force_dpm_lowest() argument
3167 smu7_get_profiling_clk(struct pp_hwmgr * hwmgr,enum amd_dpm_forced_level level,uint32_t * sclk_mask,uint32_t * mclk_mask,uint32_t * pcie_mask) smu7_get_profiling_clk() argument
3234 smu7_force_dpm_level(struct pp_hwmgr * hwmgr,enum amd_dpm_forced_level level) smu7_force_dpm_level() argument
3278 smu7_get_power_state_size(struct pp_hwmgr * hwmgr) smu7_get_power_state_size() argument
3283 smu7_vblank_too_short(struct pp_hwmgr * hwmgr,uint32_t vblank_time_us) smu7_vblank_too_short() argument
3312 smu7_apply_state_adjust_rules(struct pp_hwmgr * hwmgr,struct pp_power_state * request_ps,const struct pp_power_state * current_ps) smu7_apply_state_adjust_rules() argument
3487 smu7_dpm_get_mclk(struct pp_hwmgr * hwmgr,bool low) smu7_dpm_get_mclk() argument
3509 smu7_dpm_get_sclk(struct pp_hwmgr * hwmgr,bool low) smu7_dpm_get_sclk() argument
3531 smu7_dpm_patch_boot_state(struct pp_hwmgr * hwmgr,struct pp_hw_power_state * hw_ps) smu7_dpm_patch_boot_state() argument
3576 smu7_get_number_of_powerplay_table_entries(struct pp_hwmgr * hwmgr) smu7_get_number_of_powerplay_table_entries() argument
3591 smu7_get_pp_table_entry_callback_func_v1(struct pp_hwmgr * hwmgr,void * state,struct pp_power_state * power_state,void * pp_table,uint32_t classification_flag) smu7_get_pp_table_entry_callback_func_v1() argument
3689 smu7_get_pp_table_entry_v1(struct pp_hwmgr * hwmgr,unsigned long entry_index,struct pp_power_state * state) smu7_get_pp_table_entry_v1() argument
3791 smu7_get_pp_table_entry_callback_func_v0(struct pp_hwmgr * hwmgr,struct pp_hw_power_state * power_state,unsigned int index,const void * clock_info) smu7_get_pp_table_entry_callback_func_v0() argument
3834 smu7_get_pp_table_entry_v0(struct pp_hwmgr * hwmgr,unsigned long entry_index,struct pp_power_state * state) smu7_get_pp_table_entry_v0() argument
3941 smu7_get_pp_table_entry(struct pp_hwmgr * hwmgr,unsigned long entry_index,struct pp_power_state * state) smu7_get_pp_table_entry() argument
3952 smu7_get_gpu_power(struct pp_hwmgr * hwmgr,u32 * query) smu7_get_gpu_power() argument
3997 smu7_read_sensor(struct pp_hwmgr * hwmgr,int idx,void * value,int * size) smu7_read_sensor() argument
4083 smu7_find_dpm_states_clocks_in_dpm_table(struct pp_hwmgr * hwmgr,const void * input) smu7_find_dpm_states_clocks_in_dpm_table() argument
4137 smu7_get_maximum_link_speed(struct pp_hwmgr * hwmgr,const struct smu7_power_state * smu7_ps) smu7_get_maximum_link_speed() argument
4163 smu7_request_link_speed_change_before_state_change(struct pp_hwmgr * hwmgr,const void * input) smu7_request_link_speed_change_before_state_change() argument
4211 smu7_freeze_sclk_mclk_dpm(struct pp_hwmgr * hwmgr) smu7_freeze_sclk_mclk_dpm() argument
4249 smu7_populate_and_upload_sclk_mclk_dpm_levels(struct pp_hwmgr * hwmgr,const void * input) smu7_populate_and_upload_sclk_mclk_dpm_levels() argument
4296 smu7_trim_single_dpm_states(struct pp_hwmgr * hwmgr,struct smu7_single_dpm_table * dpm_table,uint32_t low_limit,uint32_t high_limit) smu7_trim_single_dpm_states() argument
4317 smu7_trim_dpm_states(struct pp_hwmgr * hwmgr,const struct smu7_power_state * smu7_ps) smu7_trim_dpm_states() argument
4343 smu7_generate_dpm_level_enable_mask(struct pp_hwmgr * hwmgr,const void * input) smu7_generate_dpm_level_enable_mask() argument
4367 smu7_unfreeze_sclk_mclk_dpm(struct pp_hwmgr * hwmgr) smu7_unfreeze_sclk_mclk_dpm() argument
4408 smu7_notify_link_speed_change_after_state_change(struct pp_hwmgr * hwmgr,const void * input) smu7_notify_link_speed_change_after_state_change() argument
4443 smu7_notify_no_display(struct pp_hwmgr * hwmgr) smu7_notify_no_display() argument
4448 smu7_notify_has_display(struct pp_hwmgr * hwmgr) smu7_notify_has_display() argument
4467 smu7_notify_smc_display(struct pp_hwmgr * hwmgr) smu7_notify_smc_display() argument
4480 smu7_set_power_state_tasks(struct pp_hwmgr * hwmgr,const void * input) smu7_set_power_state_tasks() argument
4557 smu7_set_max_fan_pwm_output(struct pp_hwmgr * hwmgr,uint16_t us_max_fan_pwm) smu7_set_max_fan_pwm_output() argument
4568 smu7_notify_smc_display_config_after_ps_adjustment(struct pp_hwmgr * hwmgr) smu7_notify_smc_display_config_after_ps_adjustment() argument
4579 smu7_program_display_gap(struct pp_hwmgr * hwmgr) smu7_program_display_gap() argument
4626 smu7_display_configuration_changed_task(struct pp_hwmgr * hwmgr) smu7_display_configuration_changed_task() argument
4638 smu7_set_max_fan_rpm_output(struct pp_hwmgr * hwmgr,uint16_t us_max_fan_rpm) smu7_set_max_fan_rpm_output() argument
4652 smu7_register_irq_handlers(struct pp_hwmgr * hwmgr) smu7_register_irq_handlers() argument
4681 smu7_check_smc_update_required_for_display_configuration(struct pp_hwmgr * hwmgr) smu7_check_smc_update_required_for_display_configuration() argument
4715 smu7_check_states_equal(struct pp_hwmgr * hwmgr,const struct pp_hw_power_state * pstate1,const struct pp_hw_power_state * pstate2,bool * equal) smu7_check_states_equal() argument
4755 smu7_check_mc_firmware(struct pp_hwmgr * hwmgr) smu7_check_mc_firmware() argument
4793 smu7_read_clock_registers(struct pp_hwmgr * hwmgr) smu7_read_clock_registers() argument
4837 smu7_get_memory_type(struct pp_hwmgr * hwmgr) smu7_get_memory_type() argument
4853 smu7_enable_acpi_power_management(struct pp_hwmgr * hwmgr) smu7_enable_acpi_power_management() argument
4867 smu7_init_power_gate_state(struct pp_hwmgr * hwmgr) smu7_init_power_gate_state() argument
4877 smu7_init_sclk_threshold(struct pp_hwmgr * hwmgr) smu7_init_sclk_threshold() argument
4885 smu7_setup_asic_task(struct pp_hwmgr * hwmgr) smu7_setup_asic_task() argument
4918 smu7_force_clock_level(struct pp_hwmgr * hwmgr,enum pp_clock_type type,uint32_t mask) smu7_force_clock_level() argument
4964 smu7_print_clock_levels(struct pp_hwmgr * hwmgr,enum pp_clock_type type,char * buf) smu7_print_clock_levels() argument
5064 smu7_set_fan_control_mode(struct pp_hwmgr * hwmgr,uint32_t mode) smu7_set_fan_control_mode() argument
5084 smu7_get_fan_control_mode(struct pp_hwmgr * hwmgr) smu7_get_fan_control_mode() argument
5089 smu7_get_sclk_od(struct pp_hwmgr * hwmgr) smu7_get_sclk_od() argument
5105 smu7_set_sclk_od(struct pp_hwmgr * hwmgr,uint32_t value) smu7_set_sclk_od() argument
5131 smu7_get_mclk_od(struct pp_hwmgr * hwmgr) smu7_get_mclk_od() argument
5147 smu7_set_mclk_od(struct pp_hwmgr * hwmgr,uint32_t value) smu7_set_mclk_od() argument
5174 smu7_get_sclks(struct pp_hwmgr * hwmgr,struct amd_pp_clocks * clocks) smu7_get_sclks() argument
5199 smu7_get_mem_latency(struct pp_hwmgr * hwmgr,uint32_t clk) smu7_get_mem_latency() argument
5211 smu7_get_mclks(struct pp_hwmgr * hwmgr,struct amd_pp_clocks * clocks) smu7_get_mclks() argument
5238 smu7_get_clock_by_type(struct pp_hwmgr * hwmgr,enum amd_pp_clock_type type,struct amd_pp_clocks * clocks) smu7_get_clock_by_type() argument
5255 smu7_get_sclks_with_latency(struct pp_hwmgr * hwmgr,struct pp_clock_levels_with_latency * clocks) smu7_get_sclks_with_latency() argument
5276 smu7_get_mclks_with_latency(struct pp_hwmgr * hwmgr,struct pp_clock_levels_with_latency * clocks) smu7_get_mclks_with_latency() argument
5305 smu7_get_clock_by_type_with_latency(struct pp_hwmgr * hwmgr,enum amd_pp_clock_type type,struct pp_clock_levels_with_latency * clocks) smu7_get_clock_by_type_with_latency() argument
5327 smu7_set_watermarks_for_clocks_ranges(struct pp_hwmgr * hwmgr,void * clock_range) smu7_set_watermarks_for_clocks_ranges() argument
5374 smu7_notify_cac_buffer_info(struct pp_hwmgr * hwmgr,uint32_t virtual_addr_low,uint32_t virtual_addr_hi,uint32_t mc_addr_low,uint32_t mc_addr_hi,uint32_t size) smu7_notify_cac_buffer_info() argument
5415 smu7_get_max_high_clocks(struct pp_hwmgr * hwmgr,struct amd_pp_simple_clock_info * clocks) smu7_get_max_high_clocks() argument
5434 smu7_get_thermal_temperature_range(struct pp_hwmgr * hwmgr,struct PP_TemperatureRange * thermal_data) smu7_get_thermal_temperature_range() argument
5455 smu7_check_clk_voltage_valid(struct pp_hwmgr * hwmgr,enum PP_OD_DPM_TABLE_COMMAND type,uint32_t clk,uint32_t voltage) smu7_check_clk_voltage_valid() argument
5492 smu7_odn_edit_dpm_table(struct pp_hwmgr * hwmgr,enum PP_OD_DPM_TABLE_COMMAND type,long * input,uint32_t size) smu7_odn_edit_dpm_table() argument
5559 smu7_get_power_profile_mode(struct pp_hwmgr * hwmgr,char * buf) smu7_get_power_profile_mode() argument
5619 smu7_patch_compute_profile_mode(struct pp_hwmgr * hwmgr,enum PP_SMC_POWER_PROFILE requst) smu7_patch_compute_profile_mode() argument
5639 smu7_set_power_profile_mode(struct pp_hwmgr * hwmgr,long * input,uint32_t size) smu7_set_power_profile_mode() argument
5710 smu7_get_performance_level(struct pp_hwmgr * hwmgr,const struct pp_hw_power_state * state,PHM_PerformanceLevelDesignation designation,uint32_t index,PHM_PerformanceLevel * level) smu7_get_performance_level() argument
5731 smu7_power_off_asic(struct pp_hwmgr * hwmgr) smu7_power_off_asic() argument
5824 smu7_init_function_pointers(struct pp_hwmgr * hwmgr) smu7_init_function_pointers() argument
[all...]
H A Dvega12_thermal.c32 static int vega12_get_current_rpm(struct pp_hwmgr *hwmgr, uint32_t *current_rpm) in vega12_get_current_rpm() argument
43 int vega12_fan_ctrl_get_fan_speed_info(struct pp_hwmgr *hwmgr, in vega12_fan_ctrl_get_fan_speed_info() argument
55 int vega12_fan_ctrl_get_fan_speed_rpm(struct pp_hwmgr *hwmgr, uint32_t *speed) in vega12_fan_ctrl_get_fan_speed_rpm() argument
68 static int vega12_enable_fan_control_feature(struct pp_hwmgr *hwmgr) in vega12_enable_fan_control_feature() argument
86 static int vega12_disable_fan_control_feature(struct pp_hwmgr *hwmgr) in vega12_disable_fan_control_feature() argument
104 vega12_fan_ctrl_start_smc_fan_control(struct pp_hwmgr * hwmgr) vega12_fan_ctrl_start_smc_fan_control() argument
118 vega12_fan_ctrl_stop_smc_fan_control(struct pp_hwmgr * hwmgr) vega12_fan_ctrl_stop_smc_fan_control() argument
135 vega12_fan_ctrl_reset_fan_speed_to_default(struct pp_hwmgr * hwmgr) vega12_fan_ctrl_reset_fan_speed_to_default() argument
145 vega12_thermal_get_temperature(struct pp_hwmgr * hwmgr) vega12_thermal_get_temperature() argument
170 vega12_thermal_set_temperature_range(struct pp_hwmgr * hwmgr,struct PP_TemperatureRange * range) vega12_thermal_set_temperature_range() argument
209 vega12_thermal_enable_alert(struct pp_hwmgr * hwmgr) vega12_thermal_enable_alert() argument
227 vega12_thermal_disable_alert(struct pp_hwmgr * hwmgr) vega12_thermal_disable_alert() argument
241 vega12_thermal_stop_thermal_controller(struct pp_hwmgr * hwmgr) vega12_thermal_stop_thermal_controller() argument
252 vega12_thermal_setup_fan_table(struct pp_hwmgr * hwmgr) vega12_thermal_setup_fan_table() argument
271 vega12_thermal_start_smc_fan_control(struct pp_hwmgr * hwmgr) vega12_thermal_start_smc_fan_control() argument
285 vega12_start_thermal_controller(struct pp_hwmgr * hwmgr,struct PP_TemperatureRange * range) vega12_start_thermal_controller() argument
[all...]
H A Dsmu7_clockpowergating.c28 static int smu7_enable_disable_uvd_dpm(struct pp_hwmgr *hwmgr, bool enable) in smu7_enable_disable_uvd_dpm() argument
36 static int smu7_enable_disable_vce_dpm(struct pp_hwmgr *hwmgr, bool enable) in smu7_enable_disable_vce_dpm() argument
44 static int smu7_update_uvd_dpm(struct pp_hwmgr *hwmgr, bool bgate) in smu7_update_uvd_dpm() argument
51 static int smu7_update_vce_dpm(struct pp_hwmgr *hwmgr, bool bgate) in smu7_update_vce_dpm() argument
58 smu7_powerdown_uvd(struct pp_hwmgr * hwmgr) smu7_powerdown_uvd() argument
67 smu7_powerup_uvd(struct pp_hwmgr * hwmgr) smu7_powerup_uvd() argument
83 smu7_powerdown_vce(struct pp_hwmgr * hwmgr) smu7_powerdown_vce() argument
92 smu7_powerup_vce(struct pp_hwmgr * hwmgr) smu7_powerup_vce() argument
101 smu7_disable_clock_power_gating(struct pp_hwmgr * hwmgr) smu7_disable_clock_power_gating() argument
114 smu7_powergate_uvd(struct pp_hwmgr * hwmgr,bool bgate) smu7_powergate_uvd() argument
142 smu7_powergate_vce(struct pp_hwmgr * hwmgr,bool bgate) smu7_powergate_vce() argument
169 smu7_update_clock_gatings(struct pp_hwmgr * hwmgr,const uint32_t * msg_id) smu7_update_clock_gatings() argument
424 smu7_powergate_gfx(struct pp_hwmgr * hwmgr,bool enable) smu7_powergate_gfx() argument
[all...]
H A Dvega20_thermal.c32 static int vega20_disable_fan_control_feature(struct pp_hwmgr *hwmgr) in vega20_disable_fan_control_feature() argument
51 int vega20_fan_ctrl_stop_smc_fan_control(struct pp_hwmgr *hwmgr) in vega20_fan_ctrl_stop_smc_fan_control() argument
61 static int vega20_enable_fan_control_feature(struct pp_hwmgr *hwmgr) in vega20_enable_fan_control_feature() argument
80 int vega20_fan_ctrl_start_smc_fan_control(struct pp_hwmgr *hwmgr) in vega20_fan_ctrl_start_smc_fan_control() argument
90 vega20_fan_ctrl_set_static_mode(struct pp_hwmgr * hwmgr,uint32_t mode) vega20_fan_ctrl_set_static_mode() argument
104 vega20_get_current_rpm(struct pp_hwmgr * hwmgr,uint32_t * current_rpm) vega20_get_current_rpm() argument
117 vega20_fan_ctrl_get_fan_speed_pwm(struct pp_hwmgr * hwmgr,uint32_t * speed) vega20_fan_ctrl_get_fan_speed_pwm() argument
139 vega20_fan_ctrl_set_fan_speed_pwm(struct pp_hwmgr * hwmgr,uint32_t speed) vega20_fan_ctrl_set_fan_speed_pwm() argument
169 vega20_fan_ctrl_get_fan_speed_info(struct pp_hwmgr * hwmgr,struct phm_fan_speed_info * fan_speed_info) vega20_fan_ctrl_get_fan_speed_info() argument
181 vega20_fan_ctrl_get_fan_speed_rpm(struct pp_hwmgr * hwmgr,uint32_t * speed) vega20_fan_ctrl_get_fan_speed_rpm() argument
188 vega20_fan_ctrl_set_fan_speed_rpm(struct pp_hwmgr * hwmgr,uint32_t speed) vega20_fan_ctrl_set_fan_speed_rpm() argument
218 vega20_thermal_get_temperature(struct pp_hwmgr * hwmgr) vega20_thermal_get_temperature() argument
241 vega20_thermal_set_temperature_range(struct pp_hwmgr * hwmgr,struct PP_TemperatureRange * range) vega20_thermal_set_temperature_range() argument
280 vega20_thermal_enable_alert(struct pp_hwmgr * hwmgr) vega20_thermal_enable_alert() argument
298 vega20_thermal_disable_alert(struct pp_hwmgr * hwmgr) vega20_thermal_disable_alert() argument
312 vega20_thermal_stop_thermal_controller(struct pp_hwmgr * hwmgr) vega20_thermal_stop_thermal_controller() argument
323 vega20_thermal_setup_fan_table(struct pp_hwmgr * hwmgr) vega20_thermal_setup_fan_table() argument
337 vega20_start_thermal_controller(struct pp_hwmgr * hwmgr,struct PP_TemperatureRange * range) vega20_start_thermal_controller() argument
[all...]
H A Dprocesspptables.c50 static uint16_t get_vce_table_offset(struct pp_hwmgr *hwmgr, in get_vce_table_offset() argument
74 static uint16_t get_vce_clock_info_array_offset(struct pp_hwmgr *hwmgr, in get_vce_clock_info_array_offset() argument
86 static uint16_t get_vce_clock_info_array_size(struct pp_hwmgr *hwmgr, in get_vce_clock_info_array_size() argument
102 static uint16_t get_vce_clock_voltage_limit_table_offset(struct pp_hwmgr *hwmgr, in get_vce_clock_voltage_limit_table_offset() argument
115 static uint16_t get_vce_clock_voltage_limit_table_size(struct pp_hwmgr *hwmgr, in get_vce_clock_voltage_limit_table_size() argument
130 get_vce_state_table_offset(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) get_vce_state_table_offset() argument
141 get_vce_state_table(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) get_vce_state_table() argument
152 get_uvd_table_offset(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) get_uvd_table_offset() argument
174 get_uvd_clock_info_array_offset(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) get_uvd_clock_info_array_offset() argument
185 get_uvd_clock_info_array_size(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) get_uvd_clock_info_array_size() argument
204 get_uvd_clock_voltage_limit_table_offset(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) get_uvd_clock_voltage_limit_table_offset() argument
217 get_samu_table_offset(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) get_samu_table_offset() argument
241 get_samu_clock_voltage_limit_table_offset(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) get_samu_clock_voltage_limit_table_offset() argument
253 get_acp_table_offset(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) get_acp_table_offset() argument
277 get_acp_clock_voltage_limit_table_offset(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) get_acp_clock_voltage_limit_table_offset() argument
289 get_cacp_tdp_table_offset(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) get_cacp_tdp_table_offset() argument
312 get_cac_tdp_table(struct pp_hwmgr * hwmgr,struct phm_cac_tdp_table ** ptable,const ATOM_PowerTune_Table * table,uint16_t us_maximum_power_delivery_limit) get_cac_tdp_table() argument
340 get_sclk_vdd_gfx_table_offset(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) get_sclk_vdd_gfx_table_offset() argument
365 get_sclk_vdd_gfx_clock_voltage_dependency_table_offset(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) get_sclk_vdd_gfx_clock_voltage_dependency_table_offset() argument
377 get_clock_voltage_dependency_table(struct pp_hwmgr * hwmgr,struct phm_clock_voltage_dependency_table ** ptable,const ATOM_PPLIB_Clock_Voltage_Dependency_Table * table) get_clock_voltage_dependency_table() argument
405 get_valid_clk(struct pp_hwmgr * hwmgr,struct phm_clock_array ** ptable,const struct phm_clock_voltage_dependency_table * table) get_valid_clk() argument
426 get_clock_voltage_limit(struct pp_hwmgr * hwmgr,struct phm_clock_and_voltage_limits * limits,const ATOM_PPLIB_Clock_Voltage_Limit_Table * table) get_clock_voltage_limit() argument
441 set_hw_cap(struct pp_hwmgr * hwmgr,bool enable,enum phm_platform_caps cap) set_hw_cap() argument
450 set_platform_caps(struct pp_hwmgr * hwmgr,unsigned long powerplay_caps) set_platform_caps() argument
619 make_classification_flags(struct pp_hwmgr * hwmgr,USHORT classification,USHORT classification2) make_classification_flags() argument
676 init_non_clock_fields(struct pp_hwmgr * hwmgr,struct pp_power_state * ps,uint8_t version,const ATOM_PPLIB_NONCLOCK_INFO * pnon_clock_info) init_non_clock_fields() argument
824 get_powerplay_table(struct pp_hwmgr * hwmgr) get_powerplay_table() argument
847 pp_tables_get_response_times(struct pp_hwmgr * hwmgr,uint32_t * vol_rep_time,uint32_t * bb_rep_time) pp_tables_get_response_times() argument
861 pp_tables_get_num_of_entries(struct pp_hwmgr * hwmgr,unsigned long * num_of_entries) pp_tables_get_num_of_entries() argument
881 pp_tables_get_entry(struct pp_hwmgr * hwmgr,unsigned long entry_index,struct pp_power_state * ps,pp_tables_hw_clock_info_callback func) pp_tables_get_entry() argument
971 init_powerplay_tables(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) init_powerplay_tables() argument
980 init_thermal_controller(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) init_thermal_controller() argument
1111 init_overdrive_limits_V1_4(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table,const ATOM_FIRMWARE_INFO_V1_4 * fw_info) init_overdrive_limits_V1_4() argument
1134 init_overdrive_limits_V2_1(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table,const ATOM_FIRMWARE_INFO_V2_1 * fw_info) init_overdrive_limits_V2_1() argument
1164 init_overdrive_limits(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) init_overdrive_limits() argument
1204 get_uvd_clock_voltage_limit_table(struct pp_hwmgr * hwmgr,struct phm_uvd_clock_voltage_dependency_table ** ptable,const ATOM_PPLIB_UVD_Clock_Voltage_Limit_Table * table,const UVDClockInfoArray * array) get_uvd_clock_voltage_limit_table() argument
1234 get_vce_clock_voltage_limit_table(struct pp_hwmgr * hwmgr,struct phm_vce_clock_voltage_dependency_table ** ptable,const ATOM_PPLIB_VCE_Clock_Voltage_Limit_Table * table,const VCEClockInfoArray * array) get_vce_clock_voltage_limit_table() argument
1263 get_samu_clock_voltage_limit_table(struct pp_hwmgr * hwmgr,struct phm_samu_clock_voltage_dependency_table ** ptable,const ATOM_PPLIB_SAMClk_Voltage_Limit_Table * table) get_samu_clock_voltage_limit_table() argument
1288 get_acp_clock_voltage_limit_table(struct pp_hwmgr * hwmgr,struct phm_acp_clock_voltage_dependency_table ** ptable,const ATOM_PPLIB_ACPClk_Voltage_Limit_Table * table) get_acp_clock_voltage_limit_table() argument
1313 init_clock_voltage_dependency(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) init_clock_voltage_dependency() argument
1480 get_cac_leakage_table(struct pp_hwmgr * hwmgr,struct phm_cac_leakage_table ** ptable,const ATOM_PPLIB_CAC_Leakage_Table * table) get_cac_leakage_table() argument
1514 get_platform_power_management_table(struct pp_hwmgr * hwmgr,ATOM_PPLIB_PPM_Table * atom_ppm_table) get_platform_power_management_table() argument
1537 init_dpm2_parameters(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) init_dpm2_parameters() argument
1611 init_phase_shedding_table(struct pp_hwmgr * hwmgr,const ATOM_PPLIB_POWERPLAYTABLE * powerplay_table) init_phase_shedding_table() argument
1650 get_number_of_vce_state_table_entries(struct pp_hwmgr * hwmgr) get_number_of_vce_state_table_entries() argument
1663 get_vce_state_table_entry(struct pp_hwmgr * hwmgr,unsigned long i,struct amd_vce_state * vce_state,void ** clock_info,unsigned long * flag) get_vce_state_table_entry() argument
1697 pp_tables_initialize(struct pp_hwmgr * hwmgr) pp_tables_initialize() argument
1749 pp_tables_uninitialize(struct pp_hwmgr * hwmgr) pp_tables_uninitialize() argument
[all...]
H A Dvega10_powertune.c749 static int vega10_program_didt_config_registers(struct pp_hwmgr *hwmgr, const struct vega10_didt_config_reg *config_regs, enum vega10_didt_config_reg_type reg_type) in vega10_program_didt_config_registers() argument
785 static int vega10_program_gc_didt_config_registers(struct pp_hwmgr *hwmgr, const struct vega10_didt_config_reg *config_regs) in vega10_program_gc_didt_config_registers() argument
800 vega10_didt_set_mask(struct pp_hwmgr * hwmgr,const bool enable) vega10_didt_set_mask() argument
883 vega10_enable_cac_driving_se_didt_config(struct pp_hwmgr * hwmgr) vega10_enable_cac_driving_se_didt_config() argument
921 vega10_disable_cac_driving_se_didt_config(struct pp_hwmgr * hwmgr) vega10_disable_cac_driving_se_didt_config() argument
934 vega10_enable_psm_gc_didt_config(struct pp_hwmgr * hwmgr) vega10_enable_psm_gc_didt_config() argument
973 vega10_disable_psm_gc_didt_config(struct pp_hwmgr * hwmgr) vega10_disable_psm_gc_didt_config() argument
995 vega10_enable_se_edc_config(struct pp_hwmgr * hwmgr) vega10_enable_se_edc_config() argument
1029 vega10_disable_se_edc_config(struct pp_hwmgr * hwmgr) vega10_disable_se_edc_config() argument
1042 vega10_enable_psm_gc_edc_config(struct pp_hwmgr * hwmgr) vega10_enable_psm_gc_edc_config() argument
1087 vega10_disable_psm_gc_edc_config(struct pp_hwmgr * hwmgr) vega10_disable_psm_gc_edc_config() argument
1109 vega10_enable_se_edc_force_stall_config(struct pp_hwmgr * hwmgr) vega10_enable_se_edc_force_stall_config() argument
1133 vega10_disable_se_edc_force_stall_config(struct pp_hwmgr * hwmgr) vega10_disable_se_edc_force_stall_config() argument
1143 vega10_enable_didt_config(struct pp_hwmgr * hwmgr) vega10_enable_didt_config() argument
1190 vega10_disable_didt_config(struct pp_hwmgr * hwmgr) vega10_disable_didt_config() argument
1237 vega10_initialize_power_tune_defaults(struct pp_hwmgr * hwmgr) vega10_initialize_power_tune_defaults() argument
1276 vega10_set_power_limit(struct pp_hwmgr * hwmgr,uint32_t n) vega10_set_power_limit() argument
1288 vega10_enable_power_containment(struct pp_hwmgr * hwmgr) vega10_enable_power_containment() argument
1324 vega10_disable_power_containment(struct pp_hwmgr * hwmgr) vega10_disable_power_containment() argument
1345 vega10_set_overdrive_target_percentage(struct pp_hwmgr * hwmgr,uint32_t adjust_percent) vega10_set_overdrive_target_percentage() argument
1353 vega10_power_control_set_level(struct pp_hwmgr * hwmgr) vega10_power_control_set_level() argument
[all...]
H A Dvega10_processpptables.c37 static void set_hw_cap(struct pp_hwmgr *hwmgr, bool enable, in set_hw_cap() argument
46 static const void *get_powerplay_table(struct pp_hwmgr *hwmgr) in get_powerplay_table() argument
67 struct pp_hwmgr *hwmgr, in check_powerplay_tables() argument
88 static int set_platform_caps(struct pp_hwmgr *hwmgr, uint32_ argument
119 init_thermal_controller(struct pp_hwmgr * hwmgr,const ATOM_Vega10_POWERPLAYTABLE * powerplay_table) init_thermal_controller() argument
307 init_over_drive_limits(struct pp_hwmgr * hwmgr,const ATOM_Vega10_POWERPLAYTABLE * powerplay_table) init_over_drive_limits() argument
342 get_mm_clock_voltage_table(struct pp_hwmgr * hwmgr,phm_ppt_v1_mm_clock_voltage_dependency_table ** vega10_mm_table,const ATOM_Vega10_MM_Dependency_Table * mm_dependency_table) get_mm_clock_voltage_table() argument
418 get_tdp_table(struct pp_hwmgr * hwmgr,struct phm_tdp_table ** info_tdp_table,const Vega10_PPTable_Generic_SubTable_Header * table) get_tdp_table() argument
566 get_socclk_voltage_dependency_table(struct pp_hwmgr * hwmgr,phm_ppt_v1_clock_voltage_dependency_table ** pp_vega10_clk_dep_table,const ATOM_Vega10_SOCCLK_Dependency_Table * clk_dep_table) get_socclk_voltage_dependency_table() argument
596 get_mclk_voltage_dependency_table(struct pp_hwmgr * hwmgr,phm_ppt_v1_clock_voltage_dependency_table ** pp_vega10_mclk_dep_table,const ATOM_Vega10_MCLK_Dependency_Table * mclk_dep_table) get_mclk_voltage_dependency_table() argument
630 get_gfxclk_voltage_dependency_table(struct pp_hwmgr * hwmgr,struct phm_ppt_v1_clock_voltage_dependency_table ** pp_vega10_clk_dep_table,const ATOM_Vega10_GFXCLK_Dependency_Table * clk_dep_table) get_gfxclk_voltage_dependency_table() argument
693 get_pix_clk_voltage_dependency_table(struct pp_hwmgr * hwmgr,struct phm_ppt_v1_clock_voltage_dependency_table ** pp_vega10_clk_dep_table,const ATOM_Vega10_PIXCLK_Dependency_Table * clk_dep_table) get_pix_clk_voltage_dependency_table() argument
725 get_dcefclk_voltage_dependency_table(struct pp_hwmgr * hwmgr,struct phm_ppt_v1_clock_voltage_dependency_table ** pp_vega10_clk_dep_table,const ATOM_Vega10_DCEFCLK_Dependency_Table * clk_dep_table) get_dcefclk_voltage_dependency_table() argument
782 get_pcie_table(struct pp_hwmgr * hwmgr,struct phm_ppt_v1_pcie_table ** vega10_pcie_table,const Vega10_PPTable_Generic_SubTable_Header * table) get_pcie_table() argument
827 get_hard_limits(struct pp_hwmgr * hwmgr,struct phm_clock_and_voltage_limits * limits,const ATOM_Vega10_Hard_Limit_Table * limit_table) get_hard_limits() argument
846 get_valid_clk(struct pp_hwmgr * hwmgr,struct phm_clock_array ** clk_table,const phm_ppt_v1_clock_voltage_dependency_table * clk_volt_pp_table) get_valid_clk() argument
872 init_powerplay_extended_tables(struct pp_hwmgr * hwmgr,const ATOM_Vega10_POWERPLAYTABLE * powerplay_table) init_powerplay_extended_tables() argument
1033 get_vddc_lookup_table(struct pp_hwmgr * hwmgr,phm_ppt_v1_voltage_lookup_table ** lookup_table,const ATOM_Vega10_Voltage_Lookup_Table * vddc_lookup_pp_tables,uint32_t max_levels) get_vddc_lookup_table() argument
1060 init_dpm_2_parameters(struct pp_hwmgr * hwmgr,const ATOM_Vega10_POWERPLAYTABLE * powerplay_table) init_dpm_2_parameters() argument
1147 vega10_pp_tables_initialize(struct pp_hwmgr * hwmgr) vega10_pp_tables_initialize() argument
1196 vega10_pp_tables_uninitialize(struct pp_hwmgr * hwmgr) vega10_pp_tables_uninitialize() argument
1248 vega10_get_number_of_powerplay_table_entries(struct pp_hwmgr * hwmgr) vega10_get_number_of_powerplay_table_entries() argument
1265 make_classification_flags(struct pp_hwmgr * hwmgr,uint16_t classification,uint16_t classification2) make_classification_flags() argument
1294 vega10_get_powerplay_table_entry(struct pp_hwmgr * hwmgr,uint32_t entry_index,struct pp_power_state * power_state,int (* call_back_func)(struct pp_hwmgr *,void *,struct pp_power_state *,void *,uint32_t)) vega10_get_powerplay_table_entry() argument
1341 vega10_baco_set_cap(struct pp_hwmgr * hwmgr) vega10_baco_set_cap() argument
[all...]
H A Dprocess_pptables_v1_0.c40 static void set_hw_cap(struct pp_hwmgr *hwmgr, bool setIt, enum phm_platform_caps cap) in set_hw_cap() argument
55 static int set_platform_caps(struct pp_hwmgr *hwmgr, uint32_t powerplay_caps) in set_platform_caps() argument
134 get_powerplay_table(struct pp_hwmgr * hwmgr) get_powerplay_table() argument
154 get_vddc_lookup_table(struct pp_hwmgr * hwmgr,phm_ppt_v1_voltage_lookup_table ** lookup_table,const ATOM_Tonga_Voltage_Lookup_Table * vddc_lookup_pp_tables,uint32_t max_levels) get_vddc_lookup_table() argument
200 get_platform_power_management_table(struct pp_hwmgr * hwmgr,ATOM_Tonga_PPM_Table * atom_ppm_table) get_platform_power_management_table() argument
243 init_dpm_2_parameters(struct pp_hwmgr * hwmgr,const ATOM_Tonga_POWERPLAYTABLE * powerplay_table) init_dpm_2_parameters() argument
312 get_valid_clk(struct pp_hwmgr * hwmgr,struct phm_clock_array ** clk_table,phm_ppt_v1_clock_voltage_dependency_table const * clk_volt_pp_table) get_valid_clk() argument
343 get_hard_limits(struct pp_hwmgr * hwmgr,struct phm_clock_and_voltage_limits * limits,ATOM_Tonga_Hard_Limit_Table const * limitable) get_hard_limits() argument
361 get_mclk_voltage_dependency_table(struct pp_hwmgr * hwmgr,phm_ppt_v1_clock_voltage_dependency_table ** pp_tonga_mclk_dep_table,ATOM_Tonga_MCLK_Dependency_Table const * mclk_dep_table) get_mclk_voltage_dependency_table() argument
401 get_sclk_voltage_dependency_table(struct pp_hwmgr * hwmgr,phm_ppt_v1_clock_voltage_dependency_table ** pp_tonga_sclk_dep_table,PPTable_Generic_SubTable_Header const * sclk_dep_table) get_sclk_voltage_dependency_table() argument
476 get_pcie_table(struct pp_hwmgr * hwmgr,phm_ppt_v1_pcie_table ** pp_tonga_pcie_table,PPTable_Generic_SubTable_Header const * ptable) get_pcie_table() argument
568 get_cac_tdp_table(struct pp_hwmgr * hwmgr,struct phm_cac_tdp_table ** cac_tdp_table,const PPTable_Generic_SubTable_Header * table) get_cac_tdp_table() argument
715 get_mm_clock_voltage_table(struct pp_hwmgr * hwmgr,phm_ppt_v1_mm_clock_voltage_dependency_table ** tonga_mm_table,const ATOM_Tonga_MM_Dependency_Table * mm_dependency_table) get_mm_clock_voltage_table() argument
755 get_gpio_table(struct pp_hwmgr * hwmgr,struct phm_ppt_v1_gpio_table ** pp_tonga_gpio_table,const ATOM_Tonga_GPIO_Table * atom_gpio_table) get_gpio_table() argument
788 init_clock_voltage_dependency(struct pp_hwmgr * hwmgr,const ATOM_Tonga_POWERPLAYTABLE * powerplay_table) init_clock_voltage_dependency() argument
886 init_over_drive_limits(struct pp_hwmgr * hwmgr,const ATOM_Tonga_POWERPLAYTABLE * powerplay_table) init_over_drive_limits() argument
909 init_thermal_controller(struct pp_hwmgr * hwmgr,const ATOM_Tonga_POWERPLAYTABLE * powerplay_table) init_thermal_controller() argument
1117 check_powerplay_tables(struct pp_hwmgr * hwmgr,const ATOM_Tonga_POWERPLAYTABLE * powerplay_table) check_powerplay_tables() argument
1139 pp_tables_v1_0_initialize(struct pp_hwmgr * hwmgr) pp_tables_v1_0_initialize() argument
1188 pp_tables_v1_0_uninitialize(struct pp_hwmgr * hwmgr) pp_tables_v1_0_uninitialize() argument
1240 get_number_of_powerplay_table_entries_v1_0(struct pp_hwmgr * hwmgr) get_number_of_powerplay_table_entries_v1_0() argument
1260 make_classification_flags(struct pp_hwmgr * hwmgr,uint16_t classification,uint16_t classification2) make_classification_flags() argument
1289 ppt_get_num_of_vce_state_table_entries_v1_0(struct pp_hwmgr * hwmgr) ppt_get_num_of_vce_state_table_entries_v1_0() argument
1304 ppt_get_vce_state_table_entry_v1_0(struct pp_hwmgr * hwmgr,uint32_t i,struct amd_vce_state * vce_state,void ** clock_info,uint32_t * flag) ppt_get_vce_state_table_entry_v1_0() argument
1366 get_powerplay_table_entry_v1_0(struct pp_hwmgr * hwmgr,uint32_t entry_index,struct pp_power_state * power_state,int (* call_back_func)(struct pp_hwmgr *,void *,struct pp_power_state *,void *,uint32_t)) get_powerplay_table_entry_v1_0() argument
[all...]
/linux/drivers/gpu/drm/amd/pm/powerplay/
H A Damd_powerplay.c42 struct pp_hwmgr *hwmgr; in amd_powerplay_create() local
72 struct pp_hwmgr *hwmgr = adev->powerplay.pp_handle; amd_powerplay_destroy() local
101 struct pp_hwmgr *hwmgr = pp_swctf_delayed_work_handler() local
141 struct pp_hwmgr *hwmgr = adev->powerplay.pp_handle; pp_sw_init() local
158 struct pp_hwmgr *hwmgr = adev->powerplay.pp_handle; pp_sw_fini() local
171 struct pp_hwmgr *hwmgr = adev->powerplay.pp_handle; pp_hw_init() local
183 struct pp_hwmgr *hwmgr = ip_block->adev->powerplay.pp_handle; pp_hw_fini() local
197 struct pp_hwmgr *hwmgr = adev->powerplay.pp_handle; pp_reserve_vram_for_smu() local
226 struct pp_hwmgr *hwmgr = adev->powerplay.pp_handle; pp_late_init() local
261 struct pp_hwmgr *hwmgr = adev->powerplay.pp_handle; pp_suspend() local
270 struct pp_hwmgr *hwmgr = ip_block->adev->powerplay.pp_handle; pp_resume() local
313 struct pp_hwmgr *hwmgr = handle; pp_dpm_load_fw() local
333 struct pp_hwmgr *hwmgr = handle; pp_set_clockgating_by_smu() local
346 pp_dpm_en_umd_pstate(struct pp_hwmgr * hwmgr,enum amd_dpm_forced_level * level) pp_dpm_en_umd_pstate() argument
373 struct pp_hwmgr *hwmgr = handle; pp_dpm_force_performance_level() local
391 struct pp_hwmgr *hwmgr = handle; pp_dpm_get_performance_level() local
401 struct pp_hwmgr *hwmgr = handle; pp_dpm_get_sclk() local
415 struct pp_hwmgr *hwmgr = handle; pp_dpm_get_mclk() local
429 struct pp_hwmgr *hwmgr = handle; pp_dpm_powergate_vce() local
443 struct pp_hwmgr *hwmgr = handle; pp_dpm_powergate_uvd() local
458 struct pp_hwmgr *hwmgr = handle; pp_dpm_dispatch_tasks() local
468 struct pp_hwmgr *hwmgr = handle; pp_dpm_get_current_power_state() local
500 struct pp_hwmgr *hwmgr = handle; pp_dpm_set_fan_control_mode() local
518 struct pp_hwmgr *hwmgr = handle; pp_dpm_get_fan_control_mode() local
535 struct pp_hwmgr *hwmgr = handle; pp_dpm_set_fan_speed_pwm() local
551 struct pp_hwmgr *hwmgr = handle; pp_dpm_get_fan_speed_pwm() local
567 struct pp_hwmgr *hwmgr = handle; pp_dpm_get_fan_speed_rpm() local
583 struct pp_hwmgr *hwmgr = handle; pp_dpm_set_fan_speed_rpm() local
600 struct pp_hwmgr *hwmgr = handle; pp_dpm_get_pp_num_states() local
635 struct pp_hwmgr *hwmgr = handle; pp_dpm_get_pp_table() local
646 struct pp_hwmgr *hwmgr = handle; amd_powerplay_reset() local
662 struct pp_hwmgr *hwmgr = handle; pp_dpm_set_pp_table() local
693 struct pp_hwmgr *hwmgr = handle; pp_dpm_force_clock_level() local
716 struct pp_hwmgr *hwmgr = handle; pp_dpm_emit_clock_levels() local
730 struct pp_hwmgr *hwmgr = handle; pp_dpm_print_clock_levels() local
744 struct pp_hwmgr *hwmgr = handle; pp_dpm_get_sclk_od() local
758 struct pp_hwmgr *hwmgr = handle; pp_dpm_set_sclk_od() local
773 struct pp_hwmgr *hwmgr = handle; pp_dpm_get_mclk_od() local
787 struct pp_hwmgr *hwmgr = handle; pp_dpm_set_mclk_od() local
802 struct pp_hwmgr *hwmgr = handle; pp_dpm_read_sensor() local
834 struct pp_hwmgr *hwmgr = handle; pp_dpm_get_vce_clock_state() local
846 struct pp_hwmgr *hwmgr = handle; pp_get_power_profile_mode() local
858 struct pp_hwmgr *hwmgr = handle; pp_set_power_profile_mode() local
873 struct pp_hwmgr *hwmgr = handle; pp_set_fine_grain_clk_vol() local
887 struct pp_hwmgr *hwmgr = handle; pp_odn_edit_dpm_table() local
902 struct pp_hwmgr *hwmgr = handle; pp_dpm_set_mp1_state() local
919 struct pp_hwmgr *hwmgr = handle; pp_dpm_switch_power_profile() local
960 struct pp_hwmgr *hwmgr = handle; pp_set_power_limit() local
992 struct pp_hwmgr *hwmgr = handle; pp_get_power_limit() local
1029 struct pp_hwmgr *hwmgr = handle; pp_display_configuration_change() local
1041 struct pp_hwmgr *hwmgr = handle; pp_get_display_power_level() local
1054 struct pp_hwmgr *hwmgr = handle; pp_get_current_clocks() local
1099 struct pp_hwmgr *hwmgr = handle; pp_get_clock_by_type() local
1114 struct pp_hwmgr *hwmgr = handle; pp_get_clock_by_type_with_latency() local
1126 struct pp_hwmgr *hwmgr = handle; pp_get_clock_by_type_with_voltage() local
1137 struct pp_hwmgr *hwmgr = handle; pp_set_watermarks_for_clocks_ranges() local
1149 struct pp_hwmgr *hwmgr = handle; pp_display_clock_voltage_request() local
1160 struct pp_hwmgr *hwmgr = handle; pp_get_display_mode_validation_clocks() local
1176 struct pp_hwmgr *hwmgr = handle; pp_dpm_powergate_mmhub() local
1191 struct pp_hwmgr *hwmgr = handle; pp_dpm_powergate_gfx() local
1206 struct pp_hwmgr *hwmgr = handle; pp_dpm_powergate_acp() local
1221 struct pp_hwmgr *hwmgr = handle; pp_dpm_powergate_sdma() local
1274 struct pp_hwmgr *hwmgr = handle; pp_notify_smu_enable_pwe() local
1291 struct pp_hwmgr *hwmgr = handle; pp_enable_mgpu_fan_boost() local
1307 struct pp_hwmgr *hwmgr = handle; pp_set_min_deep_sleep_dcefclk() local
1324 struct pp_hwmgr *hwmgr = handle; pp_set_hard_min_dcefclk_by_freq() local
1341 struct pp_hwmgr *hwmgr = handle; pp_set_hard_min_fclk_by_freq() local
1358 struct pp_hwmgr *hwmgr = handle; pp_set_active_display_count() local
1368 struct pp_hwmgr *hwmgr = handle; pp_get_asic_baco_capability() local
1382 struct pp_hwmgr *hwmgr = handle; pp_get_asic_baco_state() local
1397 struct pp_hwmgr *hwmgr = handle; pp_set_asic_baco_state() local
1413 struct pp_hwmgr *hwmgr = handle; pp_get_ppfeature_status() local
1428 struct pp_hwmgr *hwmgr = handle; pp_set_ppfeature_status() local
1443 struct pp_hwmgr *hwmgr = handle; pp_asic_reset_mode_2() local
1458 struct pp_hwmgr *hwmgr = handle; pp_smu_i2c_bus_access() local
1473 struct pp_hwmgr *hwmgr = handle; pp_set_df_cstate() local
1488 struct pp_hwmgr *hwmgr = handle; pp_set_xgmi_pstate() local
1503 struct pp_hwmgr *hwmgr = handle; pp_get_gpu_metrics() local
1516 struct pp_hwmgr *hwmgr = handle; pp_gfx_state_change_set() local
1532 struct pp_hwmgr *hwmgr = handle; pp_get_prv_buffer_details() local
1553 struct pp_hwmgr *hwmgr = handle; pp_pm_compute_clocks() local
[all...]
/linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/
H A Dsmumgr.c57 int smum_thermal_avfs_enable(struct pp_hwmgr *hwmgr) in smum_thermal_avfs_enable() argument
65 int smum_thermal_setup_fan_table(struct pp_hwmgr *hwmgr) in smum_thermal_setup_fan_table() argument
73 int smum_update_sclk_threshold(struct pp_hwmgr *hwmgr) in smum_update_sclk_threshold() argument
82 smum_update_smc_table(struct pp_hwmgr * hwmgr,uint32_t type) smum_update_smc_table() argument
91 smum_get_offsetof(struct pp_hwmgr * hwmgr,uint32_t type,uint32_t member) smum_get_offsetof() argument
99 smum_process_firmware_header(struct pp_hwmgr * hwmgr) smum_process_firmware_header() argument
106 smum_get_mac_definition(struct pp_hwmgr * hwmgr,uint32_t value) smum_get_mac_definition() argument
114 smum_download_powerplay_table(struct pp_hwmgr * hwmgr,void ** table) smum_download_powerplay_table() argument
122 smum_upload_powerplay_table(struct pp_hwmgr * hwmgr) smum_upload_powerplay_table() argument
130 smum_send_msg_to_smc(struct pp_hwmgr * hwmgr,uint16_t msg,uint32_t * resp) smum_send_msg_to_smc() argument
155 smum_send_msg_to_smc_with_parameter(struct pp_hwmgr * hwmgr,uint16_t msg,uint32_t parameter,uint32_t * resp) smum_send_msg_to_smc_with_parameter() argument
184 smum_init_smc_table(struct pp_hwmgr * hwmgr) smum_init_smc_table() argument
192 smum_populate_all_graphic_levels(struct pp_hwmgr * hwmgr) smum_populate_all_graphic_levels() argument
200 smum_populate_all_memory_levels(struct pp_hwmgr * hwmgr) smum_populate_all_memory_levels() argument
209 smum_initialize_mc_reg_table(struct pp_hwmgr * hwmgr) smum_initialize_mc_reg_table() argument
217 smum_is_dpm_running(struct pp_hwmgr * hwmgr) smum_is_dpm_running() argument
225 smum_is_hw_avfs_present(struct pp_hwmgr * hwmgr) smum_is_hw_avfs_present() argument
233 smum_update_dpm_settings(struct pp_hwmgr * hwmgr,void * profile_setting) smum_update_dpm_settings() argument
241 smum_smc_table_manager(struct pp_hwmgr * hwmgr,uint8_t * table,uint16_t table_id,bool rw) smum_smc_table_manager() argument
249 smum_stop_smc(struct pp_hwmgr * hwmgr) smum_stop_smc() argument
[all...]
H A Dsmu8_smumgr.c56 static uint32_t smu8_get_argument(struct pp_hwmgr *hwmgr) in smu8_get_argument() argument
66 static int smu8_send_msg_to_smc_with_parameter(struct pp_hwmgr *hwmgr, in smu8_send_msg_to_smc_with_parameter() argument
104 smu8_send_msg_to_smc(struct pp_hwmgr * hwmgr,uint16_t msg) smu8_send_msg_to_smc() argument
109 smu8_set_smc_sram_address(struct pp_hwmgr * hwmgr,uint32_t smc_address,uint32_t limit) smu8_set_smc_sram_address() argument
131 smu8_write_smc_sram_dword(struct pp_hwmgr * hwmgr,uint32_t smc_address,uint32_t value,uint32_t limit) smu8_write_smc_sram_dword() argument
146 smu8_check_fw_load_finish(struct pp_hwmgr * hwmgr,uint32_t firmware) smu8_check_fw_load_finish() argument
174 smu8_load_mec_firmware(struct pp_hwmgr * hwmgr) smu8_load_mec_firmware() argument
217 smu8_translate_firmware_enum_to_arg(struct pp_hwmgr * hwmgr,enum smu8_scratch_entry firmware_enum) smu8_translate_firmware_enum_to_arg() argument
327 smu8_smu_populate_single_scratch_task(struct pp_hwmgr * hwmgr,enum smu8_scratch_entry fw_enum,uint8_t type,bool is_last) smu8_smu_populate_single_scratch_task() argument
364 smu8_smu_populate_single_ucode_load_task(struct pp_hwmgr * hwmgr,enum smu8_scratch_entry fw_enum,bool is_last) smu8_smu_populate_single_ucode_load_task() argument
393 smu8_smu_construct_toc_for_rlc_aram_save(struct pp_hwmgr * hwmgr) smu8_smu_construct_toc_for_rlc_aram_save() argument
405 smu8_smu_initialize_toc_empty_job_list(struct pp_hwmgr * hwmgr) smu8_smu_initialize_toc_empty_job_list() argument
417 smu8_smu_construct_toc_for_vddgfx_enter(struct pp_hwmgr * hwmgr) smu8_smu_construct_toc_for_vddgfx_enter() argument
435 smu8_smu_construct_toc_for_vddgfx_exit(struct pp_hwmgr * hwmgr) smu8_smu_construct_toc_for_vddgfx_exit() argument
477 smu8_smu_construct_toc_for_power_profiling(struct pp_hwmgr * hwmgr) smu8_smu_construct_toc_for_power_profiling() argument
489 smu8_smu_construct_toc_for_bootup(struct pp_hwmgr * hwmgr) smu8_smu_construct_toc_for_bootup() argument
517 smu8_smu_construct_toc_for_clock_table(struct pp_hwmgr * hwmgr) smu8_smu_construct_toc_for_clock_table() argument
530 smu8_smu_construct_toc(struct pp_hwmgr * hwmgr) smu8_smu_construct_toc() argument
546 smu8_smu_populate_firmware_entries(struct pp_hwmgr * hwmgr) smu8_smu_populate_firmware_entries() argument
581 smu8_smu_populate_single_scratch_entry(struct pp_hwmgr * hwmgr,enum smu8_scratch_entry scratch_type,uint32_t ulsize_byte,struct smu8_buffer_entry * entry) smu8_smu_populate_single_scratch_entry() argument
600 smu8_download_pptable_settings(struct pp_hwmgr * hwmgr,void ** table) smu8_download_pptable_settings() argument
632 smu8_upload_pptable_settings(struct pp_hwmgr * hwmgr) smu8_upload_pptable_settings() argument
662 smu8_request_smu_load_fw(struct pp_hwmgr * hwmgr) smu8_request_smu_load_fw() argument
732 smu8_start_smu(struct pp_hwmgr * hwmgr) smu8_start_smu() argument
756 smu8_smu_init(struct pp_hwmgr * hwmgr) smu8_smu_init() argument
849 smu8_smu_fini(struct pp_hwmgr * hwmgr) smu8_smu_fini() argument
870 smu8_dpm_check_smu_features(struct pp_hwmgr * hwmgr,unsigned long check_feature) smu8_dpm_check_smu_features() argument
888 smu8_is_dpm_running(struct pp_hwmgr * hwmgr) smu8_is_dpm_running() argument
[all...]
H A Dsmu7_smumgr.c38 static int smu7_set_smc_sram_address(struct pp_hwmgr *hwmgr, uint32_t smc_addr, uint32_t limit) in smu7_set_smc_sram_address() argument
49 int smu7_copy_bytes_to_smc(struct pp_hwmgr *hwmgr, uint32_t smc_start_address, in smu7_copy_bytes_to_smc() argument
115 smu7_program_jump_on_start(struct pp_hwmgr * hwmgr) smu7_program_jump_on_start() argument
124 smu7_is_smc_ram_running(struct pp_hwmgr * hwmgr) smu7_is_smc_ram_running() argument
130 smu7_send_msg_to_smc(struct pp_hwmgr * hwmgr,uint16_t msg) smu7_send_msg_to_smc() argument
161 smu7_send_msg_to_smc_with_parameter(struct pp_hwmgr * hwmgr,uint16_t msg,uint32_t parameter) smu7_send_msg_to_smc_with_parameter() argument
170 smu7_get_argument(struct pp_hwmgr * hwmgr) smu7_get_argument() argument
175 smu7_send_msg_to_smc_offset(struct pp_hwmgr * hwmgr) smu7_send_msg_to_smc_offset() argument
229 smu7_read_smc_sram_dword(struct pp_hwmgr * hwmgr,uint32_t smc_addr,uint32_t * value,uint32_t limit) smu7_read_smc_sram_dword() argument
240 smu7_write_smc_sram_dword(struct pp_hwmgr * hwmgr,uint32_t smc_addr,uint32_t value,uint32_t limit) smu7_write_smc_sram_dword() argument
254 smu7_populate_single_firmware_entry(struct pp_hwmgr * hwmgr,uint32_t fw_type,struct SMU_Entry * entry) smu7_populate_single_firmware_entry() argument
289 smu7_request_smu_load_fw(struct pp_hwmgr * hwmgr) smu7_request_smu_load_fw() argument
401 smu7_check_fw_load_finish(struct pp_hwmgr * hwmgr,uint32_t fw_type) smu7_check_fw_load_finish() argument
413 smu7_reload_firmware(struct pp_hwmgr * hwmgr) smu7_reload_firmware() argument
418 smu7_upload_smc_firmware_data(struct pp_hwmgr * hwmgr,uint32_t length,uint32_t * src,uint32_t limit) smu7_upload_smc_firmware_data() argument
438 smu7_upload_smu_firmware_image(struct pp_hwmgr * hwmgr) smu7_upload_smu_firmware_image() argument
459 execute_pwr_table(struct pp_hwmgr * hwmgr,const PWR_Command_Table * pvirus,int size) execute_pwr_table() argument
475 execute_pwr_dfy_table(struct pp_hwmgr * hwmgr,const PWR_DFY_Section * section) execute_pwr_dfy_table() argument
486 smu7_setup_pwr_virus(struct pp_hwmgr * hwmgr) smu7_setup_pwr_virus() argument
500 smu7_init(struct pp_hwmgr * hwmgr) smu7_init() argument
549 smu7_smu_fini(struct pp_hwmgr * hwmgr) smu7_smu_fini() argument
[all...]
H A Diceland_smumgr.c109 static int iceland_start_smc(struct pp_hwmgr *hwmgr) in iceland_start_smc() argument
117 static void iceland_reset_smc(struct pp_hwmgr *hwmgr) in iceland_reset_smc() argument
125 static void iceland_stop_smc_clock(struct pp_hwmgr *hwmgr) in iceland_stop_smc_clock() argument
132 static void iceland_start_smc_clock(struct pp_hwmgr *hwmgr) in iceland_start_smc_clock() argument
139 static int iceland_smu_start_smc(struct pp_hwmgr *hwmgr) in iceland_smu_start_smc() argument
157 iceland_upload_smc_firmware_data(struct pp_hwmgr * hwmgr,uint32_t length,const uint8_t * src,uint32_t limit,uint32_t start_addr) iceland_upload_smc_firmware_data() argument
184 iceland_smu_upload_firmware_image(struct pp_hwmgr * hwmgr) iceland_smu_upload_firmware_image() argument
228 iceland_request_smu_load_specific_fw(struct pp_hwmgr * hwmgr,uint32_t firmwareType) iceland_request_smu_load_specific_fw() argument
234 iceland_start_smu(struct pp_hwmgr * hwmgr) iceland_start_smu() argument
260 iceland_smu_init(struct pp_hwmgr * hwmgr) iceland_smu_init() argument
280 iceland_initialize_power_tune_defaults(struct pp_hwmgr * hwmgr) iceland_initialize_power_tune_defaults() argument
306 iceland_populate_svi_load_line(struct pp_hwmgr * hwmgr) iceland_populate_svi_load_line() argument
319 iceland_populate_tdc_limit(struct pp_hwmgr * hwmgr) iceland_populate_tdc_limit() argument
335 iceland_populate_dw8(struct pp_hwmgr * hwmgr,uint32_t fuse_table_offset) iceland_populate_dw8() argument
354 iceland_populate_temperature_scaler(struct pp_hwmgr * hwmgr) iceland_populate_temperature_scaler() argument
359 iceland_populate_gnb_lpml(struct pp_hwmgr * hwmgr) iceland_populate_gnb_lpml() argument
371 iceland_populate_bapm_vddc_base_leakage_sidd(struct pp_hwmgr * hwmgr) iceland_populate_bapm_vddc_base_leakage_sidd() argument
389 iceland_populate_bapm_vddc_vid_sidd(struct pp_hwmgr * hwmgr) iceland_populate_bapm_vddc_vid_sidd() argument
415 iceland_populate_vddc_vid(struct pp_hwmgr * hwmgr) iceland_populate_vddc_vid() argument
435 iceland_populate_pm_fuses(struct pp_hwmgr * hwmgr) iceland_populate_pm_fuses() argument
506 iceland_get_dependency_volt_by_clk(struct pp_hwmgr * hwmgr,struct phm_clock_voltage_dependency_table * allowed_clock_voltage_table,uint32_t clock,uint32_t * vol) iceland_get_dependency_volt_by_clk() argument
530 iceland_get_std_voltage_value_sidd(struct pp_hwmgr * hwmgr,pp_atomctrl_voltage_table_entry * tab,uint16_t * hi,uint16_t * lo) iceland_get_std_voltage_value_sidd() argument
596 iceland_populate_smc_voltage_table(struct pp_hwmgr * hwmgr,pp_atomctrl_voltage_table_entry * tab,SMU71_Discrete_VoltageLevel * smc_voltage_tab) iceland_populate_smc_voltage_table() argument
617 iceland_populate_smc_vddc_table(struct pp_hwmgr * hwmgr,SMU71_Discrete_DpmTable * table) iceland_populate_smc_vddc_table() argument
643 iceland_populate_smc_vdd_ci_table(struct pp_hwmgr * hwmgr,SMU71_Discrete_DpmTable * table) iceland_populate_smc_vdd_ci_table() argument
668 iceland_populate_smc_mvdd_table(struct pp_hwmgr * hwmgr,SMU71_Discrete_DpmTable * table) iceland_populate_smc_mvdd_table() argument
694 iceland_populate_smc_voltage_tables(struct pp_hwmgr * hwmgr,SMU71_Discrete_DpmTable * table) iceland_populate_smc_voltage_tables() argument
714 iceland_populate_ulv_level(struct pp_hwmgr * hwmgr,struct SMU71_Discrete_Ulv * state) iceland_populate_ulv_level() argument
758 iceland_populate_ulv_state(struct pp_hwmgr * hwmgr,SMU71_Discrete_Ulv * ulv_level) iceland_populate_ulv_state() argument
764 iceland_populate_smc_link_level(struct pp_hwmgr * hwmgr,SMU71_Discrete_DpmTable * table) iceland_populate_smc_link_level() argument
795 iceland_calculate_sclk_params(struct pp_hwmgr * hwmgr,uint32_t engine_clock,SMU71_Discrete_GraphicsLevel * sclk) iceland_calculate_sclk_params() argument
873 iceland_populate_phase_value_based_on_sclk(struct pp_hwmgr * hwmgr,const struct phm_phase_shedding_limits_table * pl,uint32_t sclk,uint32_t * p_shed) iceland_populate_phase_value_based_on_sclk() argument
891 iceland_populate_single_graphic_level(struct pp_hwmgr * hwmgr,uint32_t engine_clock,SMU71_Discrete_GraphicsLevel * graphic_level) iceland_populate_single_graphic_level() argument
959 iceland_populate_all_graphic_levels(struct pp_hwmgr * hwmgr) iceland_populate_all_graphic_levels() argument
1045 iceland_calculate_mclk_params(struct pp_hwmgr * hwmgr,uint32_t memory_clock,SMU71_Discrete_MemoryLevel * mclk,bool strobe_mode,bool dllStateOn) iceland_calculate_mclk_params() argument
1210 iceland_populate_phase_value_based_on_mclk(struct pp_hwmgr * hwmgr,const struct phm_phase_shedding_limits_table * pl,uint32_t memory_clock,uint32_t * p_shed) iceland_populate_phase_value_based_on_mclk() argument
1228 iceland_populate_single_memory_level(struct pp_hwmgr * hwmgr,uint32_t memory_clock,SMU71_Discrete_MemoryLevel * memory_level) iceland_populate_single_memory_level() argument
1346 iceland_populate_all_memory_levels(struct pp_hwmgr * hwmgr) iceland_populate_all_memory_levels() argument
1395 iceland_populate_mvdd_value(struct pp_hwmgr * hwmgr,uint32_t mclk,SMU71_Discrete_VoltageLevel * voltage) iceland_populate_mvdd_value() argument
1422 iceland_populate_smc_acpi_level(struct pp_hwmgr * hwmgr,SMU71_Discrete_DpmTable * table) iceland_populate_smc_acpi_level() argument
1564 iceland_populate_smc_uvd_level(struct pp_hwmgr * hwmgr,SMU71_Discrete_DpmTable * table) iceland_populate_smc_uvd_level() argument
1570 iceland_populate_smc_vce_level(struct pp_hwmgr * hwmgr,SMU71_Discrete_DpmTable * table) iceland_populate_smc_vce_level() argument
1576 iceland_populate_smc_acp_level(struct pp_hwmgr * hwmgr,SMU71_Discrete_DpmTable * table) iceland_populate_smc_acp_level() argument
1583 iceland_populate_memory_timing_parameters(struct pp_hwmgr * hwmgr,uint32_t engine_clock,uint32_t memory_clock,struct SMU71_Discrete_MCArbDramTimingTableEntry * arb_regs) iceland_populate_memory_timing_parameters() argument
1611 iceland_program_memory_timing_parameters(struct pp_hwmgr * hwmgr) iceland_program_memory_timing_parameters() argument
1647 iceland_populate_smc_boot_level(struct pp_hwmgr * hwmgr,SMU71_Discrete_DpmTable * table) iceland_populate_smc_boot_level() argument
1688 iceland_populate_mc_reg_address(struct pp_hwmgr * hwmgr,SMU71_Discrete_MCRegisters * mc_reg_table) iceland_populate_mc_reg_address() argument
1728 iceland_convert_mc_reg_table_entry_to_smc(struct pp_hwmgr * hwmgr,const uint32_t memory_clock,SMU71_Discrete_MCRegisterSet * mc_reg_table_data) iceland_convert_mc_reg_table_entry_to_smc() argument
1753 iceland_convert_mc_reg_table_to_smc(struct pp_hwmgr * hwmgr,SMU71_Discrete_MCRegisters * mc_regs) iceland_convert_mc_reg_table_to_smc() argument
1775 iceland_update_and_upload_mc_reg_table(struct pp_hwmgr * hwmgr) iceland_update_and_upload_mc_reg_table() argument
1802 iceland_populate_initial_mc_reg_table(struct pp_hwmgr * hwmgr) iceland_populate_initial_mc_reg_table() argument
1820 iceland_populate_smc_initial_state(struct pp_hwmgr * hwmgr) iceland_populate_smc_initial_state() argument
1849 iceland_populate_bapm_parameters_in_dpm_table(struct pp_hwmgr * hwmgr) iceland_populate_bapm_parameters_in_dpm_table() argument
1907 iceland_populate_smc_svi2_config(struct pp_hwmgr * hwmgr,SMU71_Discrete_DpmTable * tab) iceland_populate_smc_svi2_config() argument
1929 iceland_init_smc_table(struct pp_hwmgr * hwmgr) iceland_init_smc_table() argument
2085 iceland_thermal_setup_fan_table(struct pp_hwmgr * hwmgr) iceland_thermal_setup_fan_table() argument
2163 iceland_program_mem_timing_parameters(struct pp_hwmgr * hwmgr) iceland_program_mem_timing_parameters() argument
2174 iceland_update_sclk_threshold(struct pp_hwmgr * hwmgr) iceland_update_sclk_threshold() argument
2278 iceland_process_firmware_header(struct pp_hwmgr * hwmgr) iceland_process_firmware_header() argument
2370 iceland_get_memory_modile_index(struct pp_hwmgr * hwmgr) iceland_get_memory_modile_index() argument
2510 iceland_set_mc_special_registers(struct pp_hwmgr * hwmgr,struct iceland_mc_reg_table * table) iceland_set_mc_special_registers() argument
2603 iceland_initialize_mc_reg_table(struct pp_hwmgr * hwmgr) iceland_initialize_mc_reg_table() argument
2656 iceland_is_dpm_running(struct pp_hwmgr * hwmgr) iceland_is_dpm_running() argument
[all...]
H A Dci_smumgr.c94 static int ci_set_smc_sram_address(struct pp_hwmgr *hwmgr, in ci_set_smc_sram_address() argument
108 static int ci_copy_bytes_to_smc(struct pp_hwmgr *hwmgr, uint32_t smc_start_address, in ci_copy_bytes_to_smc() argument
177 ci_program_jump_on_start(struct pp_hwmgr * hwmgr) ci_program_jump_on_start() argument
186 ci_is_smc_ram_running(struct pp_hwmgr * hwmgr) ci_is_smc_ram_running() argument
194 ci_read_smc_sram_dword(struct pp_hwmgr * hwmgr,uint32_t smc_addr,uint32_t * value,uint32_t limit) ci_read_smc_sram_dword() argument
208 ci_send_msg_to_smc(struct pp_hwmgr * hwmgr,uint16_t msg) ci_send_msg_to_smc() argument
227 ci_send_msg_to_smc_with_parameter(struct pp_hwmgr * hwmgr,uint16_t msg,uint32_t parameter) ci_send_msg_to_smc_with_parameter() argument
234 ci_initialize_power_tune_defaults(struct pp_hwmgr * hwmgr) ci_initialize_power_tune_defaults() argument
277 ci_get_dependency_volt_by_clk(struct pp_hwmgr * hwmgr,struct phm_clock_voltage_dependency_table * allowed_clock_voltage_table,uint32_t clock,uint32_t * vol) ci_get_dependency_volt_by_clk() argument
297 ci_calculate_sclk_params(struct pp_hwmgr * hwmgr,uint32_t clock,struct SMU7_Discrete_GraphicsLevel * sclk) ci_calculate_sclk_params() argument
371 ci_populate_phase_value_based_on_sclk(struct pp_hwmgr * hwmgr,const struct phm_phase_shedding_limits_table * pl,uint32_t sclk,uint32_t * p_shed) ci_populate_phase_value_based_on_sclk() argument
408 ci_populate_single_graphic_level(struct pp_hwmgr * hwmgr,uint32_t clock,struct SMU7_Discrete_GraphicsLevel * level) ci_populate_single_graphic_level() argument
472 ci_populate_all_graphic_levels(struct pp_hwmgr * hwmgr) ci_populate_all_graphic_levels() argument
513 ci_populate_svi_load_line(struct pp_hwmgr * hwmgr) ci_populate_svi_load_line() argument
526 ci_populate_tdc_limit(struct pp_hwmgr * hwmgr) ci_populate_tdc_limit() argument
542 ci_populate_dw8(struct pp_hwmgr * hwmgr,uint32_t fuse_table_offset) ci_populate_dw8() argument
561 ci_populate_fuzzy_fan(struct pp_hwmgr * hwmgr,uint32_t fuse_table_offset) ci_populate_fuzzy_fan() argument
577 ci_populate_bapm_vddc_vid_sidd(struct pp_hwmgr * hwmgr) ci_populate_bapm_vddc_vid_sidd() argument
606 ci_populate_vddc_vid(struct pp_hwmgr * hwmgr) ci_populate_vddc_vid() argument
623 ci_min_max_v_gnbl_pm_lid_from_bapm_vddc(struct pp_hwmgr * hwmgr) ci_min_max_v_gnbl_pm_lid_from_bapm_vddc() argument
655 ci_populate_bapm_vddc_base_leakage_sidd(struct pp_hwmgr * hwmgr) ci_populate_bapm_vddc_base_leakage_sidd() argument
673 ci_populate_pm_fuses(struct pp_hwmgr * hwmgr) ci_populate_pm_fuses() argument
715 ci_populate_bapm_parameters_in_dpm_table(struct pp_hwmgr * hwmgr) ci_populate_bapm_parameters_in_dpm_table() argument
764 ci_get_std_voltage_value_sidd(struct pp_hwmgr * hwmgr,pp_atomctrl_voltage_table_entry * tab,uint16_t * hi,uint16_t * lo) ci_get_std_voltage_value_sidd() argument
820 ci_populate_smc_voltage_table(struct pp_hwmgr * hwmgr,pp_atomctrl_voltage_table_entry * tab,SMU7_Discrete_VoltageLevel * smc_voltage_tab) ci_populate_smc_voltage_table() argument
841 ci_populate_smc_vddc_table(struct pp_hwmgr * hwmgr,SMU7_Discrete_DpmTable * table) ci_populate_smc_vddc_table() argument
870 ci_populate_smc_vdd_ci_table(struct pp_hwmgr * hwmgr,SMU7_Discrete_DpmTable * table) ci_populate_smc_vdd_ci_table() argument
898 ci_populate_smc_mvdd_table(struct pp_hwmgr * hwmgr,SMU7_Discrete_DpmTable * table) ci_populate_smc_mvdd_table() argument
927 ci_populate_smc_voltage_tables(struct pp_hwmgr * hwmgr,SMU7_Discrete_DpmTable * table) ci_populate_smc_voltage_tables() argument
947 ci_populate_ulv_level(struct pp_hwmgr * hwmgr,struct SMU7_Discrete_Ulv * state) ci_populate_ulv_level() argument
991 ci_populate_ulv_state(struct pp_hwmgr * hwmgr,SMU7_Discrete_Ulv * ulv_level) ci_populate_ulv_state() argument
997 ci_populate_smc_link_level(struct pp_hwmgr * hwmgr,SMU7_Discrete_DpmTable * table) ci_populate_smc_link_level() argument
1024 ci_calculate_mclk_params(struct pp_hwmgr * hwmgr,uint32_t memory_clock,SMU7_Discrete_MemoryLevel * mclk,bool strobe_mode,bool dllStateOn) ci_calculate_mclk_params() argument
1157 ci_populate_phase_value_based_on_mclk(struct pp_hwmgr * hwmgr,const struct phm_phase_shedding_limits_table * pl,uint32_t memory_clock,uint32_t * p_shed) ci_populate_phase_value_based_on_mclk() argument
1175 ci_populate_single_memory_level(struct pp_hwmgr * hwmgr,uint32_t memory_clock,SMU7_Discrete_MemoryLevel * memory_level) ci_populate_single_memory_level() argument
1300 ci_populate_all_memory_levels(struct pp_hwmgr * hwmgr) ci_populate_all_memory_levels() argument
1350 ci_populate_mvdd_value(struct pp_hwmgr * hwmgr,uint32_t mclk,SMU7_Discrete_VoltageLevel * voltage) ci_populate_mvdd_value() argument
1377 ci_populate_smc_acpi_level(struct pp_hwmgr * hwmgr,SMU7_Discrete_DpmTable * table) ci_populate_smc_acpi_level() argument
1518 ci_populate_smc_uvd_level(struct pp_hwmgr * hwmgr,SMU7_Discrete_DpmTable * table) ci_populate_smc_uvd_level() argument
1559 ci_populate_smc_vce_level(struct pp_hwmgr * hwmgr,SMU7_Discrete_DpmTable * table) ci_populate_smc_vce_level() argument
1591 ci_populate_smc_acp_level(struct pp_hwmgr * hwmgr,SMU7_Discrete_DpmTable * table) ci_populate_smc_acp_level() argument
1622 ci_populate_memory_timing_parameters(struct pp_hwmgr * hwmgr,uint32_t engine_clock,uint32_t memory_clock,struct SMU7_Discrete_MCArbDramTimingTableEntry * arb_regs) ci_populate_memory_timing_parameters() argument
1650 ci_program_memory_timing_parameters(struct pp_hwmgr * hwmgr) ci_program_memory_timing_parameters() argument
1685 ci_populate_smc_boot_level(struct pp_hwmgr * hwmgr,SMU7_Discrete_DpmTable * table) ci_populate_smc_boot_level() argument
1723 ci_populate_mc_reg_address(struct pp_hwmgr * hwmgr,SMU7_Discrete_MCRegisters * mc_reg_table) ci_populate_mc_reg_address() argument
1763 ci_convert_mc_reg_table_entry_to_smc(struct pp_hwmgr * hwmgr,const uint32_t memory_clock,SMU7_Discrete_MCRegisterSet * mc_reg_table_data) ci_convert_mc_reg_table_entry_to_smc() argument
1788 ci_convert_mc_reg_table_to_smc(struct pp_hwmgr * hwmgr,SMU7_Discrete_MCRegisters * mc_regs) ci_convert_mc_reg_table_to_smc() argument
1810 ci_update_and_upload_mc_reg_table(struct pp_hwmgr * hwmgr) ci_update_and_upload_mc_reg_table() argument
1836 ci_populate_initial_mc_reg_table(struct pp_hwmgr * hwmgr) ci_populate_initial_mc_reg_table() argument
1854 ci_populate_smc_initial_state(struct pp_hwmgr * hwmgr) ci_populate_smc_initial_state() argument
1883 ci_populate_smc_svi2_config(struct pp_hwmgr * hwmgr,SMU7_Discrete_DpmTable * table) ci_populate_smc_svi2_config() argument
1895 ci_start_smc(struct pp_hwmgr * hwmgr) ci_start_smc() argument
1911 ci_populate_vr_config(struct pp_hwmgr * hwmgr,SMU7_Discrete_DpmTable * table) ci_populate_vr_config() argument
1942 ci_init_smc_table(struct pp_hwmgr * hwmgr) ci_init_smc_table() argument
2125 ci_thermal_setup_fan_table(struct pp_hwmgr * hwmgr) ci_thermal_setup_fan_table() argument
2200 ci_program_mem_timing_parameters(struct pp_hwmgr * hwmgr) ci_program_mem_timing_parameters() argument
2211 ci_update_sclk_threshold(struct pp_hwmgr * hwmgr) ci_update_sclk_threshold() argument
2313 ci_load_smc_ucode(struct pp_hwmgr * hwmgr) ci_load_smc_ucode() argument
2352 ci_upload_firmware(struct pp_hwmgr * hwmgr) ci_upload_firmware() argument
2368 ci_process_firmware_header(struct pp_hwmgr * hwmgr) ci_process_firmware_header() argument
2443 ci_get_memory_modile_index(struct pp_hwmgr * hwmgr) ci_get_memory_modile_index() argument
2583 ci_set_mc_special_registers(struct pp_hwmgr * hwmgr,struct ci_mc_reg_table * table) ci_set_mc_special_registers() argument
2676 ci_initialize_mc_reg_table(struct pp_hwmgr * hwmgr) ci_initialize_mc_reg_table() argument
2729 ci_is_dpm_running(struct pp_hwmgr * hwmgr) ci_is_dpm_running() argument
2734 ci_smu_init(struct pp_hwmgr * hwmgr) ci_smu_init() argument
2748 ci_smu_fini(struct pp_hwmgr * hwmgr) ci_smu_fini() argument
2755 ci_start_smu(struct pp_hwmgr * hwmgr) ci_start_smu() argument
2760 ci_update_dpm_settings(struct pp_hwmgr * hwmgr,void * profile_setting) ci_update_dpm_settings() argument
2856 ci_update_uvd_smc_table(struct pp_hwmgr * hwmgr) ci_update_uvd_smc_table() argument
2894 ci_update_vce_smc_table(struct pp_hwmgr * hwmgr) ci_update_vce_smc_table() argument
2926 ci_update_smc_table(struct pp_hwmgr * hwmgr,uint32_t type) ci_update_smc_table() argument
2941 ci_reset_smc(struct pp_hwmgr * hwmgr) ci_reset_smc() argument
2949 ci_stop_smc_clock(struct pp_hwmgr * hwmgr) ci_stop_smc_clock() argument
2956 ci_stop_smc(struct pp_hwmgr * hwmgr) ci_stop_smc() argument
[all...]
H A Dfiji_smumgr.c99 static int fiji_start_smu_in_protection_mode(struct pp_hwmgr *hwmgr) in fiji_start_smu_in_protection_mode() argument
160 fiji_start_smu_in_non_protection_mode(struct pp_hwmgr * hwmgr) fiji_start_smu_in_non_protection_mode() argument
198 fiji_start_avfs_btc(struct pp_hwmgr * hwmgr) fiji_start_avfs_btc() argument
222 fiji_setup_graphics_level_structure(struct pp_hwmgr * hwmgr) fiji_setup_graphics_level_structure() argument
260 fiji_avfs_event_mgr(struct pp_hwmgr * hwmgr) fiji_avfs_event_mgr() argument
281 fiji_start_smu(struct pp_hwmgr * hwmgr) fiji_start_smu() argument
317 fiji_is_hw_avfs_present(struct pp_hwmgr * hwmgr) fiji_is_hw_avfs_present() argument
333 fiji_smu_init(struct pp_hwmgr * hwmgr) fiji_smu_init() argument
352 fiji_get_dependency_volt_by_clk(struct pp_hwmgr * hwmgr,struct phm_ppt_v1_clock_voltage_dependency_table * dep_table,uint32_t clock,uint32_t * voltage,uint32_t * mvdd) fiji_get_dependency_volt_by_clk() argument
467 fiji_initialize_power_tune_defaults(struct pp_hwmgr * hwmgr) fiji_initialize_power_tune_defaults() argument
484 fiji_populate_bapm_parameters_in_dpm_table(struct pp_hwmgr * hwmgr) fiji_populate_bapm_parameters_in_dpm_table() argument
568 fiji_populate_svi_load_line(struct pp_hwmgr * hwmgr) fiji_populate_svi_load_line() argument
582 fiji_populate_tdc_limit(struct pp_hwmgr * hwmgr) fiji_populate_tdc_limit() argument
603 fiji_populate_dw8(struct pp_hwmgr * hwmgr,uint32_t fuse_table_offset) fiji_populate_dw8() argument
627 fiji_populate_temperature_scaler(struct pp_hwmgr * hwmgr) fiji_populate_temperature_scaler() argument
639 fiji_populate_fuzzy_fan(struct pp_hwmgr * hwmgr) fiji_populate_fuzzy_fan() argument
657 fiji_populate_gnb_lpml(struct pp_hwmgr * hwmgr) fiji_populate_gnb_lpml() argument
669 fiji_populate_bapm_vddc_base_leakage_sidd(struct pp_hwmgr * hwmgr) fiji_populate_bapm_vddc_base_leakage_sidd() argument
689 fiji_populate_pm_fuses(struct pp_hwmgr * hwmgr) fiji_populate_pm_fuses() argument
754 fiji_populate_cac_table(struct pp_hwmgr * hwmgr,struct SMU73_Discrete_DpmTable * table) fiji_populate_cac_table() argument
782 fiji_populate_smc_voltage_tables(struct pp_hwmgr * hwmgr,struct SMU73_Discrete_DpmTable * table) fiji_populate_smc_voltage_tables() argument
795 fiji_populate_ulv_level(struct pp_hwmgr * hwmgr,struct SMU73_Discrete_Ulv * state) fiji_populate_ulv_level() argument
820 fiji_populate_ulv_state(struct pp_hwmgr * hwmgr,struct SMU73_Discrete_DpmTable * table) fiji_populate_ulv_state() argument
826 fiji_populate_smc_link_level(struct pp_hwmgr * hwmgr,struct SMU73_Discrete_DpmTable * table) fiji_populate_smc_link_level() argument
855 fiji_calculate_sclk_params(struct pp_hwmgr * hwmgr,uint32_t clock,struct SMU73_Discrete_GraphicsLevel * sclk) fiji_calculate_sclk_params() argument
936 fiji_populate_single_graphic_level(struct pp_hwmgr * hwmgr,uint32_t clock,struct SMU73_Discrete_GraphicsLevel * level) fiji_populate_single_graphic_level() argument
999 fiji_populate_all_graphic_levels(struct pp_hwmgr * hwmgr) fiji_populate_all_graphic_levels() argument
1142 fiji_calculate_mclk_params(struct pp_hwmgr * hwmgr,uint32_t clock,struct SMU73_Discrete_MemoryLevel * mclk) fiji_calculate_mclk_params() argument
1161 fiji_populate_single_memory_level(struct pp_hwmgr * hwmgr,uint32_t clock,struct SMU73_Discrete_MemoryLevel * mem_level) fiji_populate_single_memory_level() argument
1219 fiji_populate_all_memory_levels(struct pp_hwmgr * hwmgr) fiji_populate_all_memory_levels() argument
1271 fiji_populate_mvdd_value(struct pp_hwmgr * hwmgr,uint32_t mclk,SMIO_Pattern * smio_pat) fiji_populate_mvdd_value() argument
1296 fiji_populate_smc_acpi_level(struct pp_hwmgr * hwmgr,SMU73_Discrete_DpmTable * table) fiji_populate_smc_acpi_level() argument
1418 fiji_populate_smc_vce_level(struct pp_hwmgr * hwmgr,SMU73_Discrete_DpmTable * table) fiji_populate_smc_vce_level() argument
1457 fiji_populate_smc_acp_level(struct pp_hwmgr * hwmgr,SMU73_Discrete_DpmTable * table) fiji_populate_smc_acp_level() argument
1493 fiji_populate_memory_timing_parameters(struct pp_hwmgr * hwmgr,int32_t eng_clock,int32_t mem_clock,struct SMU73_Discrete_MCArbDramTimingTableEntry * arb_regs) fiji_populate_memory_timing_parameters() argument
1524 fiji_program_memory_timing_parameters(struct pp_hwmgr * hwmgr) fiji_program_memory_timing_parameters() argument
1553 fiji_populate_smc_uvd_level(struct pp_hwmgr * hwmgr,struct SMU73_Discrete_DpmTable * table) fiji_populate_smc_uvd_level() argument
1600 fiji_populate_smc_boot_level(struct pp_hwmgr * hwmgr,struct SMU73_Discrete_DpmTable * table) fiji_populate_smc_boot_level() argument
1631 fiji_populate_smc_initailial_state(struct pp_hwmgr * hwmgr) fiji_populate_smc_initailial_state() argument
1660 fiji_populate_clock_stretcher_data_table(struct pp_hwmgr * hwmgr) fiji_populate_clock_stretcher_data_table() argument
1817 fiji_populate_vr_config(struct pp_hwmgr * hwmgr,struct SMU73_Discrete_DpmTable * table) fiji_populate_vr_config() argument
1861 fiji_init_arb_table_index(struct pp_hwmgr * hwmgr) fiji_init_arb_table_index() argument
1888 fiji_setup_dpm_led_config(struct pp_hwmgr * hwmgr) fiji_setup_dpm_led_config() argument
1918 fiji_init_smc_table(struct pp_hwmgr * hwmgr) fiji_init_smc_table() argument
2128 fiji_thermal_setup_fan_table(struct pp_hwmgr * hwmgr) fiji_thermal_setup_fan_table() argument
2240 fiji_thermal_avfs_enable(struct pp_hwmgr * hwmgr) fiji_thermal_avfs_enable() argument
2250 fiji_program_mem_timing_parameters(struct pp_hwmgr * hwmgr) fiji_program_mem_timing_parameters() argument
2261 fiji_update_sclk_threshold(struct pp_hwmgr * hwmgr) fiji_update_sclk_threshold() argument
2365 fiji_update_uvd_smc_table(struct pp_hwmgr * hwmgr) fiji_update_uvd_smc_table() argument
2398 fiji_update_vce_smc_table(struct pp_hwmgr * hwmgr) fiji_update_vce_smc_table() argument
2431 fiji_update_smc_table(struct pp_hwmgr * hwmgr,uint32_t type) fiji_update_smc_table() argument
2446 fiji_process_firmware_header(struct pp_hwmgr * hwmgr) fiji_process_firmware_header() argument
2517 fiji_initialize_mc_reg_table(struct pp_hwmgr * hwmgr) fiji_initialize_mc_reg_table() argument
2541 fiji_is_dpm_running(struct pp_hwmgr * hwmgr) fiji_is_dpm_running() argument
2548 fiji_update_dpm_settings(struct pp_hwmgr * hwmgr,void * profile_setting) fiji_update_dpm_settings() argument
[all...]
H A Dvegam_smumgr.c82 static int vegam_smu_init(struct pp_hwmgr *hwmgr) in vegam_smu_init() argument
100 static int vegam_start_smu_in_protection_mode(struct pp_hwmgr *hwmgr) in vegam_start_smu_in_protection_mode() argument
155 vegam_start_smu_in_non_protection_mode(struct pp_hwmgr * hwmgr) vegam_start_smu_in_non_protection_mode() argument
192 vegam_start_smu(struct pp_hwmgr * hwmgr) vegam_start_smu() argument
225 vegam_process_firmware_header(struct pp_hwmgr * hwmgr) vegam_process_firmware_header() argument
296 vegam_is_dpm_running(struct pp_hwmgr * hwmgr) vegam_is_dpm_running() argument
330 vegam_update_uvd_smc_table(struct pp_hwmgr * hwmgr) vegam_update_uvd_smc_table() argument
363 vegam_update_vce_smc_table(struct pp_hwmgr * hwmgr) vegam_update_vce_smc_table() argument
396 vegam_update_bif_smc_table(struct pp_hwmgr * hwmgr) vegam_update_bif_smc_table() argument
413 vegam_update_smc_table(struct pp_hwmgr * hwmgr,uint32_t type) vegam_update_smc_table() argument
431 vegam_initialize_power_tune_defaults(struct pp_hwmgr * hwmgr) vegam_initialize_power_tune_defaults() argument
448 vegam_populate_smc_mvdd_table(struct pp_hwmgr * hwmgr,SMU75_Discrete_DpmTable * table) vegam_populate_smc_mvdd_table() argument
475 vegam_populate_smc_vddci_table(struct pp_hwmgr * hwmgr,struct SMU75_Discrete_DpmTable * table) vegam_populate_smc_vddci_table() argument
500 vegam_populate_cac_table(struct pp_hwmgr * hwmgr,struct SMU75_Discrete_DpmTable * table) vegam_populate_cac_table() argument
529 vegam_populate_smc_voltage_tables(struct pp_hwmgr * hwmgr,struct SMU75_Discrete_DpmTable * table) vegam_populate_smc_voltage_tables() argument
539 vegam_populate_ulv_level(struct pp_hwmgr * hwmgr,struct SMU75_Discrete_Ulv * state) vegam_populate_ulv_level() argument
562 vegam_populate_ulv_state(struct pp_hwmgr * hwmgr,struct SMU75_Discrete_DpmTable * table) vegam_populate_ulv_state() argument
568 vegam_populate_smc_link_level(struct pp_hwmgr * hwmgr,struct SMU75_Discrete_DpmTable * table) vegam_populate_smc_link_level() argument
600 vegam_get_dependency_volt_by_clk(struct pp_hwmgr * hwmgr,struct phm_ppt_v1_clock_voltage_dependency_table * dep_table,uint32_t clock,SMU_VoltageLevel * voltage,uint32_t * mvdd) vegam_get_dependency_volt_by_clk() argument
669 vegam_get_sclk_range_table(struct pp_hwmgr * hwmgr,SMU75_Discrete_DpmTable * table) vegam_get_sclk_range_table() argument
719 vegam_calculate_sclk_params(struct pp_hwmgr * hwmgr,uint32_t clock,SMU_SclkSetting * sclk_setting) vegam_calculate_sclk_params() argument
809 vegam_populate_single_graphic_level(struct pp_hwmgr * hwmgr,uint32_t clock,struct SMU75_Discrete_GraphicsLevel * level) vegam_populate_single_graphic_level() argument
864 vegam_populate_all_graphic_levels(struct pp_hwmgr * hwmgr) vegam_populate_all_graphic_levels() argument
963 vegam_calculate_mclk_params(struct pp_hwmgr * hwmgr,uint32_t clock,struct SMU75_Discrete_MemoryLevel * mem_level) vegam_calculate_mclk_params() argument
981 vegam_populate_single_memory_level(struct pp_hwmgr * hwmgr,uint32_t clock,struct SMU75_Discrete_MemoryLevel * mem_level) vegam_populate_single_memory_level() argument
1034 vegam_populate_all_memory_levels(struct pp_hwmgr * hwmgr) vegam_populate_all_memory_levels() argument
1085 vegam_populate_mvdd_value(struct pp_hwmgr * hwmgr,uint32_t mclk,SMIO_Pattern * smio_pat) vegam_populate_mvdd_value() argument
1110 vegam_populate_smc_acpi_level(struct pp_hwmgr * hwmgr,SMU75_Discrete_DpmTable * table) vegam_populate_smc_acpi_level() argument
1194 vegam_populate_smc_vce_level(struct pp_hwmgr * hwmgr,SMU75_Discrete_DpmTable * table) vegam_populate_smc_vce_level() argument
1244 vegam_populate_memory_timing_parameters(struct pp_hwmgr * hwmgr,int32_t eng_clock,int32_t mem_clock,SMU75_Discrete_MCArbDramTimingTableEntry * arb_regs) vegam_populate_memory_timing_parameters() argument
1277 vegam_program_memory_timing_parameters(struct pp_hwmgr * hwmgr) vegam_program_memory_timing_parameters() argument
1307 vegam_populate_smc_uvd_level(struct pp_hwmgr * hwmgr,struct SMU75_Discrete_DpmTable * table) vegam_populate_smc_uvd_level() argument
1364 vegam_populate_smc_boot_level(struct pp_hwmgr * hwmgr,struct SMU75_Discrete_DpmTable * table) vegam_populate_smc_boot_level() argument
1401 vegam_populate_smc_initial_state(struct pp_hwmgr * hwmgr) vegam_populate_smc_initial_state() argument
1438 vegam_populate_bapm_parameters_in_dpm_table(struct pp_hwmgr * hwmgr) vegam_populate_bapm_parameters_in_dpm_table() argument
1486 vegam_populate_clock_stretcher_data_table(struct pp_hwmgr * hwmgr) vegam_populate_clock_stretcher_data_table() argument
1547 vegam_is_hw_avfs_present(struct pp_hwmgr * hwmgr) vegam_is_hw_avfs_present() argument
1561 vegam_populate_avfs_parameters(struct pp_hwmgr * hwmgr) vegam_populate_avfs_parameters() argument
1667 vegam_populate_vr_config(struct pp_hwmgr * hwmgr,struct SMU75_Discrete_DpmTable * table) vegam_populate_vr_config() argument
1730 vegam_populate_svi_load_line(struct pp_hwmgr * hwmgr) vegam_populate_svi_load_line() argument
1743 vegam_populate_tdc_limit(struct pp_hwmgr * hwmgr) vegam_populate_tdc_limit() argument
1761 vegam_populate_dw8(struct pp_hwmgr * hwmgr,uint32_t fuse_table_offset) vegam_populate_dw8() argument
1785 vegam_populate_temperature_scaler(struct pp_hwmgr * hwmgr) vegam_populate_temperature_scaler() argument
1797 vegam_populate_fuzzy_fan(struct pp_hwmgr * hwmgr) vegam_populate_fuzzy_fan() argument
1812 vegam_populate_gnb_lpml(struct pp_hwmgr * hwmgr) vegam_populate_gnb_lpml() argument
1824 vegam_populate_bapm_vddc_base_leakage_sidd(struct pp_hwmgr * hwmgr) vegam_populate_bapm_vddc_base_leakage_sidd() argument
1844 vegam_populate_pm_fuses(struct pp_hwmgr * hwmgr) vegam_populate_pm_fuses() argument
1905 vegam_enable_reconfig_cus(struct pp_hwmgr * hwmgr) vegam_enable_reconfig_cus() argument
1917 vegam_init_smc_table(struct pp_hwmgr * hwmgr) vegam_init_smc_table() argument
2199 vegam_program_mem_timing_parameters(struct pp_hwmgr * hwmgr) vegam_program_mem_timing_parameters() argument
2212 vegam_update_sclk_threshold(struct pp_hwmgr * hwmgr) vegam_update_sclk_threshold() argument
2248 vegam_thermal_avfs_enable(struct pp_hwmgr * hwmgr) vegam_thermal_avfs_enable() argument
2267 vegam_thermal_setup_fan_table(struct pp_hwmgr * hwmgr) vegam_thermal_setup_fan_table() argument
[all...]
H A Dvega20_smumgr.c49 bool vega20_is_smc_ram_running(struct pp_hwmgr *hwmgr) in vega20_is_smc_ram_running() argument
70 static uint32_t vega20_wait_for_response(struct pp_hwmgr *hwmgr) in vega20_wait_for_response() argument
89 static int vega20_send_msg_to_smc_without_waiting(struct pp_hwmgr *hwmgr, in vega20_send_msg_to_smc_without_waiting() argument
105 static int vega20_send_msg_to_smc(struct pp_hwmgr *hwmgr, uint16_t msg) in vega20_send_msg_to_smc() argument
130 vega20_send_msg_to_smc_with_parameter(struct pp_hwmgr * hwmgr,uint16_t msg,uint32_t parameter) vega20_send_msg_to_smc_with_parameter() argument
151 vega20_get_argument(struct pp_hwmgr * hwmgr) vega20_get_argument() argument
163 vega20_copy_table_from_smc(struct pp_hwmgr * hwmgr,uint8_t * table,int16_t table_id) vega20_copy_table_from_smc() argument
208 vega20_copy_table_to_smc(struct pp_hwmgr * hwmgr,uint8_t * table,int16_t table_id) vega20_copy_table_to_smc() argument
248 vega20_set_activity_monitor_coeff(struct pp_hwmgr * hwmgr,uint8_t * table,uint16_t workload_type) vega20_set_activity_monitor_coeff() argument
283 vega20_get_activity_monitor_coeff(struct pp_hwmgr * hwmgr,uint8_t * table,uint16_t workload_type) vega20_get_activity_monitor_coeff() argument
317 vega20_enable_smc_features(struct pp_hwmgr * hwmgr,bool enable,uint64_t feature_mask) vega20_enable_smc_features() argument
349 vega20_get_enabled_smc_features(struct pp_hwmgr * hwmgr,uint64_t * features_enabled) vega20_get_enabled_smc_features() argument
375 vega20_set_tools_address(struct pp_hwmgr * hwmgr) vega20_set_tools_address() argument
396 vega20_set_pptable_driver_address(struct pp_hwmgr * hwmgr) vega20_set_pptable_driver_address() argument
418 vega20_smu_init(struct pp_hwmgr * hwmgr) vega20_smu_init() argument
555 vega20_smu_fini(struct pp_hwmgr * hwmgr) vega20_smu_fini() argument
589 vega20_start_smu(struct pp_hwmgr * hwmgr) vega20_start_smu() argument
606 vega20_is_dpm_running(struct pp_hwmgr * hwmgr) vega20_is_dpm_running() argument
618 vega20_smc_table_manager(struct pp_hwmgr * hwmgr,uint8_t * table,uint16_t table_id,bool rw) vega20_smc_table_manager() argument
[all...]
H A Dtonga_smumgr.c97 static int tonga_start_in_protection_mode(struct pp_hwmgr *hwmgr) in tonga_start_in_protection_mode() argument
155 tonga_start_in_non_protection_mode(struct pp_hwmgr * hwmgr) tonga_start_in_non_protection_mode() argument
194 tonga_start_smu(struct pp_hwmgr * hwmgr) tonga_start_smu() argument
227 tonga_smu_init(struct pp_hwmgr * hwmgr) tonga_smu_init() argument
246 tonga_get_dependency_volt_by_clk(struct pp_hwmgr * hwmgr,phm_ppt_v1_clock_voltage_dependency_table * allowed_clock_voltage_table,uint32_t clock,SMU_VoltageLevel * voltage,uint32_t * mvdd) tonga_get_dependency_volt_by_clk() argument
302 tonga_populate_smc_vddc_table(struct pp_hwmgr * hwmgr,SMU72_Discrete_DpmTable * table) tonga_populate_smc_vddc_table() argument
319 tonga_populate_smc_vdd_gfx_table(struct pp_hwmgr * hwmgr,SMU72_Discrete_DpmTable * table) tonga_populate_smc_vdd_gfx_table() argument
336 tonga_populate_smc_vdd_ci_table(struct pp_hwmgr * hwmgr,SMU72_Discrete_DpmTable * table) tonga_populate_smc_vdd_ci_table() argument
366 tonga_populate_smc_mvdd_table(struct pp_hwmgr * hwmgr,SMU72_Discrete_DpmTable * table) tonga_populate_smc_mvdd_table() argument
391 tonga_populate_cac_tables(struct pp_hwmgr * hwmgr,SMU72_Discrete_DpmTable * table) tonga_populate_cac_tables() argument
446 tonga_populate_smc_voltage_tables(struct pp_hwmgr * hwmgr,SMU72_Discrete_DpmTable * table) tonga_populate_smc_voltage_tables() argument
479 tonga_populate_ulv_level(struct pp_hwmgr * hwmgr,struct SMU72_Discrete_Ulv * state) tonga_populate_ulv_level() argument
501 tonga_populate_ulv_state(struct pp_hwmgr * hwmgr,struct SMU72_Discrete_DpmTable * table) tonga_populate_ulv_state() argument
507 tonga_populate_smc_link_level(struct pp_hwmgr * hwmgr,SMU72_Discrete_DpmTable * table) tonga_populate_smc_link_level() argument
538 tonga_calculate_sclk_params(struct pp_hwmgr * hwmgr,uint32_t engine_clock,SMU72_Discrete_GraphicsLevel * sclk) tonga_calculate_sclk_params() argument
616 tonga_populate_single_graphic_level(struct pp_hwmgr * hwmgr,uint32_t engine_clock,SMU72_Discrete_GraphicsLevel * graphic_level) tonga_populate_single_graphic_level() argument
686 tonga_populate_all_graphic_levels(struct pp_hwmgr * hwmgr) tonga_populate_all_graphic_levels() argument
788 tonga_calculate_mclk_params(struct pp_hwmgr * hwmgr,uint32_t memory_clock,SMU72_Discrete_MemoryLevel * mclk,bool strobe_mode,bool dllStateOn) tonga_calculate_mclk_params() argument
960 tonga_populate_single_memory_level(struct pp_hwmgr * hwmgr,uint32_t memory_clock,SMU72_Discrete_MemoryLevel * memory_level) tonga_populate_single_memory_level() argument
1086 tonga_populate_all_memory_levels(struct pp_hwmgr * hwmgr) tonga_populate_all_memory_levels() argument
1143 tonga_populate_mvdd_value(struct pp_hwmgr * hwmgr,uint32_t mclk,SMIO_Pattern * smio_pattern) tonga_populate_mvdd_value() argument
1173 tonga_populate_smc_acpi_level(struct pp_hwmgr * hwmgr,SMU72_Discrete_DpmTable * table) tonga_populate_smc_acpi_level() argument
1307 tonga_populate_smc_uvd_level(struct pp_hwmgr * hwmgr,SMU72_Discrete_DpmTable * table) tonga_populate_smc_uvd_level() argument
1367 tonga_populate_smc_vce_level(struct pp_hwmgr * hwmgr,SMU72_Discrete_DpmTable * table) tonga_populate_smc_vce_level() argument
1413 tonga_populate_smc_acp_level(struct pp_hwmgr * hwmgr,SMU72_Discrete_DpmTable * table) tonga_populate_smc_acp_level() argument
1458 tonga_populate_memory_timing_parameters(struct pp_hwmgr * hwmgr,uint32_t engine_clock,uint32_t memory_clock,struct SMU72_Discrete_MCArbDramTimingTableEntry * arb_regs) tonga_populate_memory_timing_parameters() argument
1486 tonga_program_memory_timing_parameters(struct pp_hwmgr * hwmgr) tonga_program_memory_timing_parameters() argument
1522 tonga_populate_smc_boot_level(struct pp_hwmgr * hwmgr,SMU72_Discrete_DpmTable * table) tonga_populate_smc_boot_level() argument
1573 tonga_populate_clock_stretcher_data_table(struct pp_hwmgr * hwmgr) tonga_populate_clock_stretcher_data_table() argument
1746 tonga_populate_vr_config(struct pp_hwmgr * hwmgr,SMU72_Discrete_DpmTable * table) tonga_populate_vr_config() argument
1797 tonga_init_arb_table_index(struct pp_hwmgr * hwmgr) tonga_init_arb_table_index() argument
1826 tonga_populate_bapm_parameters_in_dpm_table(struct pp_hwmgr * hwmgr) tonga_populate_bapm_parameters_in_dpm_table() argument
1873 tonga_populate_svi_load_line(struct pp_hwmgr * hwmgr) tonga_populate_svi_load_line() argument
1887 tonga_populate_tdc_limit(struct pp_hwmgr * hwmgr) tonga_populate_tdc_limit() argument
1909 tonga_populate_dw8(struct pp_hwmgr * hwmgr,uint32_t fuse_table_offset) tonga_populate_dw8() argument
1930 tonga_populate_temperature_scaler(struct pp_hwmgr * hwmgr) tonga_populate_temperature_scaler() argument
1943 tonga_populate_fuzzy_fan(struct pp_hwmgr * hwmgr) tonga_populate_fuzzy_fan() argument
1960 tonga_populate_gnb_lpml(struct pp_hwmgr * hwmgr) tonga_populate_gnb_lpml() argument
1973 tonga_populate_bapm_vddc_base_leakage_sidd(struct pp_hwmgr * hwmgr) tonga_populate_bapm_vddc_base_leakage_sidd() argument
1994 tonga_populate_pm_fuses(struct pp_hwmgr * hwmgr) tonga_populate_pm_fuses() argument
2063 tonga_populate_mc_reg_address(struct pp_hwmgr * hwmgr,SMU72_Discrete_MCRegisters * mc_reg_table) tonga_populate_mc_reg_address() argument
2107 tonga_convert_mc_reg_table_entry_to_smc(struct pp_hwmgr * hwmgr,const uint32_t memory_clock,SMU72_Discrete_MCRegisterSet * mc_reg_table_data) tonga_convert_mc_reg_table_entry_to_smc() argument
2132 tonga_convert_mc_reg_table_to_smc(struct pp_hwmgr * hwmgr,SMU72_Discrete_MCRegisters * mc_regs) tonga_convert_mc_reg_table_to_smc() argument
2154 tonga_update_and_upload_mc_reg_table(struct pp_hwmgr * hwmgr) tonga_update_and_upload_mc_reg_table() argument
2184 tonga_populate_initial_mc_reg_table(struct pp_hwmgr * hwmgr) tonga_populate_initial_mc_reg_table() argument
2204 tonga_initialize_power_tune_defaults(struct pp_hwmgr * hwmgr) tonga_initialize_power_tune_defaults() argument
2220 tonga_init_smc_table(struct pp_hwmgr * hwmgr) tonga_init_smc_table() argument
2460 tonga_thermal_setup_fan_table(struct pp_hwmgr * hwmgr) tonga_thermal_setup_fan_table() argument
2552 tonga_program_mem_timing_parameters(struct pp_hwmgr * hwmgr) tonga_program_mem_timing_parameters() argument
2563 tonga_update_sclk_threshold(struct pp_hwmgr * hwmgr) tonga_update_sclk_threshold() argument
2675 tonga_update_uvd_smc_table(struct pp_hwmgr * hwmgr) tonga_update_uvd_smc_table() argument
2710 tonga_update_vce_smc_table(struct pp_hwmgr * hwmgr) tonga_update_vce_smc_table() argument
2742 tonga_update_smc_table(struct pp_hwmgr * hwmgr,uint32_t type) tonga_update_smc_table() argument
2757 tonga_process_firmware_header(struct pp_hwmgr * hwmgr) tonga_process_firmware_header() argument
2832 tonga_get_memory_modile_index(struct pp_hwmgr * hwmgr) tonga_get_memory_modile_index() argument
2974 tonga_set_mc_special_registers(struct pp_hwmgr * hwmgr,struct tonga_mc_reg_table * table) tonga_set_mc_special_registers() argument
3067 tonga_initialize_mc_reg_table(struct pp_hwmgr * hwmgr) tonga_initialize_mc_reg_table() argument
3140 tonga_is_dpm_running(struct pp_hwmgr * hwmgr) tonga_is_dpm_running() argument
3147 tonga_update_dpm_settings(struct pp_hwmgr * hwmgr,void * profile_setting) tonga_update_dpm_settings() argument
[all...]
H A Dvega10_smumgr.c38 static int vega10_copy_table_from_smc(struct pp_hwmgr *hwmgr, in vega10_copy_table_from_smc() argument
71 static int vega10_copy_table_to_smc(struct pp_hwmgr *hwmgr, in vega10_copy_table_to_smc() argument
111 vega10_enable_smc_features(struct pp_hwmgr * hwmgr,bool enable,uint32_t feature_mask) vega10_enable_smc_features() argument
129 vega10_get_enabled_smc_features(struct pp_hwmgr * hwmgr,uint64_t * features_enabled) vega10_get_enabled_smc_features() argument
149 vega10_is_dpm_running(struct pp_hwmgr * hwmgr) vega10_is_dpm_running() argument
161 vega10_set_tools_address(struct pp_hwmgr * hwmgr) vega10_set_tools_address() argument
178 vega10_verify_smc_interface(struct pp_hwmgr * hwmgr) vega10_verify_smc_interface() argument
208 vega10_smu_init(struct pp_hwmgr * hwmgr) vega10_smu_init() argument
332 vega10_smu_fini(struct pp_hwmgr * hwmgr) vega10_smu_fini() argument
359 vega10_start_smu(struct pp_hwmgr * hwmgr) vega10_start_smu() argument
373 vega10_smc_table_manager(struct pp_hwmgr * hwmgr,uint8_t * table,uint16_t table_id,bool rw) vega10_smc_table_manager() argument
[all...]
H A Dvega12_smumgr.c40 static int vega12_copy_table_from_smc(struct pp_hwmgr *hwmgr, in vega12_copy_table_from_smc() argument
84 static int vega12_copy_table_to_smc(struct pp_hwmgr *hwmgr, in vega12_copy_table_to_smc() argument
125 vega12_enable_smc_features(struct pp_hwmgr * hwmgr,bool enable,uint64_t feature_mask) vega12_enable_smc_features() argument
156 vega12_get_enabled_smc_features(struct pp_hwmgr * hwmgr,uint64_t * features_enabled) vega12_get_enabled_smc_features() argument
182 vega12_is_dpm_running(struct pp_hwmgr * hwmgr) vega12_is_dpm_running() argument
194 vega12_set_tools_address(struct pp_hwmgr * hwmgr) vega12_set_tools_address() argument
212 vega12_smu_init(struct pp_hwmgr * hwmgr) vega12_smu_init() argument
345 vega12_smu_fini(struct pp_hwmgr * hwmgr) vega12_smu_fini() argument
376 vega12_start_smu(struct pp_hwmgr * hwmgr) vega12_start_smu() argument
387 vega12_smc_table_manager(struct pp_hwmgr * hwmgr,uint8_t * table,uint16_t table_id,bool rw) vega12_smc_table_manager() argument
[all...]

12