| /src/sys/arm64/vmm/ |
| H A D | vmm_hyp.c | 52 READ_SPECIALREG(EL1_REG(CNTKCTL)); in vmm_hyp_reg_store() 54 READ_SPECIALREG(EL0_REG(CNTV_CVAL)); in vmm_hyp_reg_store() 56 READ_SPECIALREG(EL0_REG(CNTV_CTL)); in vmm_hyp_reg_store() 65 READ_SPECIALREG(EL0_REG(CNTP_CVAL)); in vmm_hyp_reg_store() 67 READ_SPECIALREG(EL0_REG(CNTP_CTL)); in vmm_hyp_reg_store() 73 READ_SPECIALREG(ich_eisr_el2); in vmm_hyp_reg_store() 75 READ_SPECIALREG(ich_elrsr_el2); in vmm_hyp_reg_store() 77 READ_SPECIALREG(ich_hcr_el2); in vmm_hyp_reg_store() 79 READ_SPECIALREG(ich_misr_el2); in vmm_hyp_reg_store() 81 READ_SPECIALREG(ich_vmcr_el2); in vmm_hyp_reg_store() [all …]
|
| H A D | vmm_nvhe.c | 54 ctr = READ_SPECIALREG(ctr_el0); in vmm_dc_civac()
|
| /src/sys/arm64/vmm/io/ |
| H A D | vtimer.c | 82 cntv_ctl = READ_SPECIALREG(cntv_ctl_el0); in vtimer_virtual_timer_intr() 87 cntv_ctl = READ_SPECIALREG(cntv_ctl_el0); in vtimer_virtual_timer_intr() 99 cntpct_el0 = READ_SPECIALREG(cntpct_el0) - in vtimer_virtual_timer_intr() 130 tmr_frq = READ_SPECIALREG(cntfrq_el0); in vtimer_init() 204 now = READ_SPECIALREG(cntpct_el0); in vtimer_vminit() 258 cntv_ctl = READ_SPECIALREG(cntv_ctl_el0); in vtimer_vmcleanup() 291 cntpct_el0 = READ_SPECIALREG(cntpct_el0) - in vtimer_sync_hwstate() 333 cntpct_el0 = READ_SPECIALREG(cntpct_el0) - in vtimer_schedule_irq() 393 cntpct_el0 = READ_SPECIALREG(cntpct_el0) - hyp->vtimer.cntvoff_el2; in vtimer_phys_ctl_read() 438 *rval = READ_SPECIALREG(cntpct_el0) - hyp->vtimer.cntvoff_el2; in vtimer_phys_cnt_read() [all …]
|
| /src/sys/arm64/spe/ |
| H A D | arm_spe_dev.c | 85 sc->pmbidr = READ_SPECIALREG(PMBIDR_EL1_REG); in arm_spe_attach() 86 sc->pmsidr = READ_SPECIALREG(PMSIDR_EL1_REG); in arm_spe_attach() 147 pmbsr = READ_SPECIALREG(PMBSR_EL1_REG); in arm_spe_intr() 198 READ_SPECIALREG(PMBPTR_EL1_REG), in arm_spe_intr() 199 READ_SPECIALREG(PMBLIMITR_EL1_REG)); in arm_spe_intr() 211 buf->pmbptr = READ_SPECIALREG(PMBPTR_EL1_REG); in arm_spe_intr()
|
| /src/sys/arm64/arm64/ |
| H A D | debug_monitor.c | 212 KASSERT((READ_SPECIALREG(daif) & PSR_D) == PSR_D, in kdb_cpu_set_singlestep() 225 WRITE_SPECIALREG(mdscr_el1, READ_SPECIALREG(mdscr_el1) | in kdb_cpu_set_singlestep() 235 READ_SPECIALREG(mdscr_el1) & ~MDSCR_MDE); in kdb_cpu_set_singlestep() 243 KASSERT((READ_SPECIALREG(daif) & PSR_D) == PSR_D, in kdb_cpu_clear_singlestep() 249 WRITE_SPECIALREG(mdscr_el1, READ_SPECIALREG(mdscr_el1) & in kdb_cpu_clear_singlestep() 255 READ_SPECIALREG(mdscr_el1) | MDSCR_MDE); in kdb_cpu_clear_singlestep() 259 READ_SPECIALREG(mdscr_el1) | MDSCR_KDE); in kdb_cpu_clear_singlestep() 617 mdscr = READ_SPECIALREG(mdscr_el1); in dbg_register_sync() 636 aa64dfr0 = READ_SPECIALREG(id_aa64dfr0_el1); in dbg_monitor_init() 687 READ_SPECIALREG(mdscr_el1) & ~(MDSCR_MDE | MDSCR_KDE)); in dbg_monitor_enter() [all …]
|
| H A D | vm_machdep.c | 84 td1->td_pcb->pcb_tpidr_el0 = READ_SPECIALREG(tpidr_el0); in cpu_fork() 85 td1->td_pcb->pcb_tpidrro_el0 = READ_SPECIALREG(tpidrro_el0); in cpu_fork() 300 td->td_pcb->pcb_tpidr_el0 = READ_SPECIALREG(tpidr_el0); in cpu_update_pcb() 301 td->td_pcb->pcb_tpidrro_el0 = READ_SPECIALREG(tpidrro_el0); in cpu_update_pcb()
|
| H A D | identcpu.c | 2300 if (user_ctr_has_neoverse_n1_1542419(midr, READ_SPECIALREG(ctr_el0))) in user_ctr_check() 2310 if (user_ctr_has_neoverse_n1_1542419(midr, READ_SPECIALREG(ctr_el0))) { in user_ctr_has_errata() 2355 READ_SPECIALREG(sctlr_el1) & ~SCTLR_UCT); in user_ctr_enable() 2449 value = READ_SPECIALREG(midr_el1); in user_idreg_handler() 2452 value = READ_SPECIALREG(mpidr_el1); in user_idreg_handler() 2455 value = READ_SPECIALREG(revidr_el1); in user_idreg_handler() 2926 tcr = READ_SPECIALREG(tcr_el1); in tcr_set_e0pd1() 3347 desc->ctr = READ_SPECIALREG(ctr_el0); in identify_cpu() 3348 desc->id_aa64dfr0 = READ_SPECIALREG(ID_AA64DFR0_EL1_REG); in identify_cpu() 3349 desc->id_aa64dfr1 = READ_SPECIALREG(ID_AA64DFR1_EL1_REG); in identify_cpu() [all …]
|
| H A D | machdep.c | 195 READ_SPECIALREG(sctlr_el1) & ~SCTLR_SPAN); in pan_enable() 232 WRITE_SPECIALREG(sctlr_el1, READ_SPECIALREG(sctlr_el1) | SCTLR_MSCEn); in mops_enable() 241 WRITE_SPECIALREG(sctlr_el1, READ_SPECIALREG(sctlr_el1) & ~SCTLR_MSCEn); in mops_disabled() 259 return ((READ_SPECIALREG(CurrentEL) & CURRENTEL_EL_MASK) == in in_vhe() 705 identify_cache(READ_SPECIALREG(ctr_el0)); in cache_setup() 707 dczid_el0 = READ_SPECIALREG(dczid_el0); in cache_setup() 982 db_printf(__STRING(reg) " = %#016lx\n", READ_SPECIALREG(reg)) in DB_SHOW_COMMAND()
|
| H A D | vfp.c | 129 cpacr = READ_SPECIALREG(cpacr_el1); in vfp_enable() 140 cpacr = READ_SPECIALREG(cpacr_el1); in sve_enable() 154 cpacr = READ_SPECIALREG(cpacr_el1); in vfp_disable() 518 cpacr = READ_SPECIALREG(cpacr_el1); in vfp_save_state_common() 785 cpacr = READ_SPECIALREG(cpacr_el1); in sve_restore_state() 820 pfr = READ_SPECIALREG(id_aa64pfr0_el1); in vfp_init_secondary() 834 pfr = READ_SPECIALREG(id_aa64pfr0_el1); in vfp_init()
|
| H A D | ptrauth.c | 257 sctlr = READ_SPECIALREG(sctlr_el1); in ptrauth_start() 293 sctlr = READ_SPECIALREG(sctlr_el1); in ptrauth_mp_start()
|
| H A D | exec_machdep.c | 144 READ_SPECIALREG(mdscr_el1) | MDSCR_SS); in set_regs() 450 tcr = READ_SPECIALREG(tcr_el1); in exec_setregs() 463 asid = READ_SPECIALREG(ttbr0_el1) & TTBR_ASID_MASK; in exec_setregs() 551 READ_SPECIALREG(mdscr_el1) | MDSCR_SS); in set_mcontext() 862 READ_SPECIALREG(mdscr_el1) & ~MDSCR_SS); in sendsig()
|
| H A D | efirt_machdep.c | 262 tcr = READ_SPECIALREG(tcr_el1); in efi_arch_enter() 291 tcr = READ_SPECIALREG(tcr_el1); in efi_arch_leave()
|
| H A D | gdb_machdep.c | 127 gdb_tx_varhex((uintmax_t)READ_SPECIALREG(far_el1)); in gdb_cpu_stop_reason()
|
| H A D | mp_machdep.c | 234 mpidr = READ_SPECIALREG(mpidr_el1) & CPU_AFF_MASK; in init_secondary() 287 KASSERT(pmap_to_ttbr0(pmap0) == READ_SPECIALREG(ttbr0_el1), in init_secondary() 765 mpidr = READ_SPECIALREG(mpidr_el1) & CPU_AFF_MASK; in cpu_mp_start()
|
| /src/stand/efi/libefi/ |
| H A D | time_arm64.c | 45 timer_freq = READ_SPECIALREG(cntfrq_el0); in efi_time_init() 58 t = READ_SPECIALREG(cntvct_el0) / timer_freq; in time()
|
| /src/stand/arm64/libarm64/ |
| H A D | cache.c | 84 ctr = READ_SPECIALREG(ctr_el0); in cpu_flush_dcache() 111 ctr = READ_SPECIALREG(ctr_el0); in cpu_inval_icache()
|
| /src/sys/arm64/include/ |
| H A D | cpufunc.h | 111 midr = READ_SPECIALREG(midr_el1); in get_midr() 121 mpidr = READ_SPECIALREG(mpidr_el1); in get_mpidr()
|
| H A D | _armreg.h | 47 #define READ_SPECIALREG(reg) \ macro
|
| /src/sys/arm/arm/ |
| H A D | generic_timer.c | 182 #define get_el0(x) READ_SPECIALREG(x ##_el0) 183 #define get_el1(x) READ_SPECIALREG(x ##_el1) 245 val = READ_SPECIALREG(CNTPCTSS_EL0_REG); in get_cntxctss() 247 val = READ_SPECIALREG(CNTVCTSS_EL0_REG); in get_cntxctss() 327 val = READ_SPECIALREG(cntvct_el0); in cntpct_handler()
|
| /src/sys/dev/hwpmc/ |
| H A D | hwpmc_arm64.c | 122 reg = READ_SPECIALREG(pmcr_el0); in arm64_pmcr_read() 149 return (READ_SPECIALREG(pmxevcntr_el0)); in arm64_pmcn_read() 243 if ((READ_SPECIALREG(pmovsclr_el0) & reg) != 0) { in arm64_read_pmc() 401 if ((READ_SPECIALREG(pmovsclr_el0) & reg) == 0) in arm64_intr()
|
| /src/lib/libc/aarch64/string/ |
| H A D | memset_resolver.c | 49 dczid = READ_SPECIALREG(dczid_el0);
|
| /src/sys/cddl/dev/dtrace/aarch64/ |
| H A D | dtrace_subr.c | 147 freq = READ_SPECIALREG(cntfrq_el0); in dtrace_gethrtime_init() 165 count = READ_SPECIALREG(cntvct_el0); in dtrace_gethrtime()
|
| /src/sys/arm64/apple/ |
| H A D | apple_aic.c | 610 if ((READ_SPECIALREG(AIC_IPI_SR_EL1) & AIC_IPI_SR_EL1_PENDING) != 0) { in apple_aic_fiq() 622 if ((READ_SPECIALREG(cntv_ctl_el0) & CNTV_CTL_BITS) == in apple_aic_fiq() 630 if ((READ_SPECIALREG(cntp_ctl_el0) & CNTV_CTL_ISTATUS) != 0) { in apple_aic_fiq() 635 reg = READ_SPECIALREG(AIC_FIQ_VM_TIMER); in apple_aic_fiq()
|
| /src/stand/libsa/ |
| H A D | tslog.c | 83 uint64_t tsc = READ_SPECIALREG(cntvct_el0); in tslog()
|
| /src/sys/crypto/armv8/ |
| H A D | armv8_crypto.c | 87 reg = READ_SPECIALREG(id_aa64isar0_el1); in armv8_crypto_probe() 118 reg = READ_SPECIALREG(id_aa64isar0_el1); in armv8_crypto_attach()
|