Home
last modified time | relevance | path

Searched refs:updated (Results 1 – 25 of 40) sorted by relevance

12

/qemu/tests/qemu-iotests/
H A D260.out17 check updated bitmap: name=bitmap0 dirty-clusters=3
34 check updated bitmap: name=bitmap0 dirty-clusters=3
52 check updated bitmap: name=bitmap0 dirty-clusters=3
/qemu/hw/xen/
H A Dxen_pt_msi.c335 if (!entry->updated) { in xen_pt_msix_update_one()
368 entry->updated = false; in xen_pt_msix_update_one()
399 entry->updated = false; in xen_pt_msix_disable()
421 entry->updated = true; in xen_pt_msix_update_remap()
460 entry->updated = true; in pci_msix_write()
461 } else if (msix->enabled && entry->updated && in pci_msix_write()
H A Dxen_pt.h217 bool updated; /* indicate whether MSI ADDR or DATA is updated */ member
/qemu/docs/devel/
H A Dmulti-thread-tcg.rst69 updated with atomic accesses to ensure consistent results. The fall
133 There are a number of look-up caches that need to be properly updated
150 - ensure lookup caches/hashes are safely updated
154 The direct jump themselves are updated atomically by the TCG
164 The lookup caches are updated atomically and the lookup hash uses QHT
187 When the TLB tables are updated by a vCPU thread other than their own
205 - updated by its own thread when the slow-path is forced
306 following front-ends have been updated to emit fences when required:
H A Dclocks.rst64 is updated, the value is immediately propagated to all connected
220 is updated, ``clk2`` will be updated too.
257 In the above example, when *Clock 1* is updated by *Device A*, three
294 clock will be considered as disabled until the period is updated. If
H A Dtcg.rst81 data. The information updated in this step must be inferable from both
96 to step 2. Then the CPU state information gets updated and we exit from
H A Dtcg-plugins.rst22 your plugin upstream so they can be updated if/when the API changes.
H A Dcodebase.rst146 custom or updated versions are needed.
/qemu/docs/system/arm/
H A Dsbsa.rst75 The ``machine-version-major`` value is updated when changes breaking
77 is updated when features are added that don't break fw compatibility.
/qemu/hw/misc/
H A Daspeed_scu.c1003 bool updated = false; in aspeed_ast2700_scuio_write() local
1018 updated = true; in aspeed_ast2700_scuio_write()
1023 updated = true; in aspeed_ast2700_scuio_write()
1032 if (!updated) { in aspeed_ast2700_scuio_write()
/qemu/docs/specs/
H A Dstandard-vga.rst80 port first), so indexed registers can be updated with a single
H A Dppc-xive.rst162 Interrupt Priority Register (PIPR) is also updated using the IPB. This
169 Register (NSR) is updated to notify the presence of an exception for
H A Drapl-msr.rst80 10. The virtual MSRs are updated for each virtual package. Each vCPU that
H A Dacpi_erst.rst91 simply returns the register contents, which can be updated by a
/qemu/linux-headers/linux/
H A Duserfaultfd.h356 __s64 updated; member
/qemu/docs/interop/
H A Dvirtio-balloon-stats.rst45 has not updated the stats (yet).
H A Dvhost-user-gpu.rst265 The display should be flushed and presented according to updated
/qemu/scripts/coverity-scan/
H A Dcoverity-scan.docker13 # is updated.
/qemu/ui/
H A Dvnc.h115 bool updated; /* Already updated during this refresh */ member
/qemu/docs/
H A Dmultiseat.txt87 fully updated for the new kernel though, i.e. the live iso doesn't cut
/qemu/docs/system/devices/
H A Dcan.rst183 …en in Real-time Control Applications Slides from LinuxDays 2017 (include updated RTLWS 2015 conten…
/qemu/docs/system/ppc/
H A Dpowernv.rst54 QEMU includes a prebuilt image of ``skiboot`` which is updated when a
H A Dpseries.rst54 QEMU includes a prebuilt image of SLOF which is updated when a more recent
/qemu/docs/about/
H A Ddeprecated.rst453 These image files should be updated to use the current format.
560 prevented CPU models from being updated to include CPU
/qemu/docs/system/i386/
H A Damd-memory-encryption.rst111 guest register state is encrypted and cannot be updated by the VMM/hypervisor,

12