| /qemu/target/riscv/ |
| H A D | time_helper.c | 45 uint32_t timer_irq) in riscv_timer_write_timecmp() argument
58 if (timer_irq == MIP_VSTIP && in riscv_timer_write_timecmp()
72 if (timer_irq == MIP_VSTIP) { in riscv_timer_write_timecmp()
82 if (timer_irq == MIP_VSTIP) { in riscv_timer_write_timecmp()
86 riscv_cpu_update_mip(env, timer_irq, BOOL_TO_MASK(0)); in riscv_timer_write_timecmp()
150 uint32_t timer_irq) in riscv_timer_disable_timecmp() argument
153 if ((timer_irq == MIP_STIP) && !get_field(env->menvcfg, MENVCFG_STCE)) { in riscv_timer_disable_timecmp()
154 riscv_cpu_update_mip(env, timer_irq, BOOL_TO_MASK(0)); in riscv_timer_disable_timecmp()
160 if ((timer_irq == MIP_VSTIP) && in riscv_timer_disable_timecmp()
|
| H A D | time_helper.h | 27 uint32_t timer_irq);
|
| /qemu/hw/dma/ |
| H A D | rc4030.c | 95 qemu_irq timer_irq; member
109 qemu_irq_lower(s->timer_irq); in set_next_tick()
238 qemu_irq_lower(s->timer_irq); in rc4030_read()
373 qemu_irq_lower(s->timer_irq); in rc4030_write()
426 qemu_irq_raise(s->timer_irq); in rc4030_periodic_timer()
553 qemu_irq_lower(s->timer_irq); in rc4030_reset()
668 sysbus_init_irq(sysbus, &s->timer_irq); in rc4030_initfn()
|
| /qemu/hw/cpu/ |
| H A D | a15mpcore.c | 105 const int timer_irq[] = { in a15mp_priv_realize() local
111 for (irq = 0; irq < ARRAY_SIZE(timer_irq); irq++) { in a15mp_priv_realize()
114 ppibase + timer_irq[irq])); in a15mp_priv_realize()
|
| /qemu/hw/arm/ |
| H A D | msf2-soc.c | 59 static const int timer_irq[MSF2_NUM_TIMERS] = { 14, 15 }; variable
169 qdev_get_gpio_in(armv7m, timer_irq[0])); in m2sxxx_soc_realize()
171 qdev_get_gpio_in(armv7m, timer_irq[1])); in m2sxxx_soc_realize()
|
| H A D | stm32f205_soc.c | 45 static const int timer_irq[STM_NUM_TIMERS] = {28, 29, 30, 50}; variable
170 sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(armv7m, timer_irq[i])); in stm32f205_soc_realize()
|
| H A D | stm32f405_soc.c | 49 static const int timer_irq[] = { 28, 29, 30, 50 }; variable
204 sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(armv7m, timer_irq[i])); in stm32f405_soc_realize()
|
| H A D | allwinner-r40.c | 367 const int timer_irq[] = { in allwinner_r40_realize() local
375 for (irq = 0; irq < ARRAY_SIZE(timer_irq); irq++) { in allwinner_r40_realize()
378 ppibase + timer_irq[irq])); in allwinner_r40_realize()
|
| H A D | allwinner-h3.c | 293 const int timer_irq[] = { in allwinner_h3_realize() local
301 for (irq = 0; irq < ARRAY_SIZE(timer_irq); irq++) { in allwinner_h3_realize()
304 ppibase + timer_irq[irq])); in allwinner_h3_realize()
|
| H A D | mps3r.c | 295 const int timer_irq[] = { in create_gic() local
301 for (irq = 0; irq < ARRAY_SIZE(timer_irq); irq++) { in create_gic()
304 intidbase + timer_irq[irq])); in create_gic()
|
| H A D | sbsa-ref.c | 481 const int timer_irq[] = { in create_gic() local
491 for (irq = 0; irq < ARRAY_SIZE(timer_irq); irq++) { in create_gic()
494 intidbase + timer_irq[irq])); in create_gic()
|
| H A D | aspeed_ast27x0.c | 577 const int timer_irq[] = { in aspeed_soc_ast2700_gic_realize() local
585 for (j = 0; j < ARRAY_SIZE(timer_irq); j++) { in aspeed_soc_ast2700_gic_realize()
587 qdev_get_gpio_in(gicdev, intidbase + timer_irq[j])); in aspeed_soc_ast2700_gic_realize()
|
| H A D | xlnx-versal.c | 108 const int timer_irq[] = { in versal_create_apu_gic() local
115 for (ti = 0; ti < ARRAY_SIZE(timer_irq); ti++) { in versal_create_apu_gic()
118 ppibase + timer_irq[ti])); in versal_create_apu_gic()
|
| H A D | stellaris.c | 1019 static const int timer_irq[NUM_GPTM] = {19, 21, 23, 35}; in stellaris_init() local
1166 sysbus_connect_irq(sbd, 0, qdev_get_gpio_in(nvic, timer_irq[i])); in stellaris_init()
|
| H A D | virt.c | 871 const int timer_irq[] = { in create_gic() local
881 for (unsigned irq = 0; irq < ARRAY_SIZE(timer_irq); irq++) { in create_gic()
884 intidbase + timer_irq[irq])); in create_gic()
|