Home
last modified time | relevance | path

Searched refs:io_size (Results 1 – 4 of 4) sorted by relevance

/qemu/hw/avr/
H A Datmega.c59 size_t io_size; member
238 mc->io_size + mc->sram_size - 1, &error_abort); in atmega_realize()
253 assert(mc->io_size == 0x100 || mc->io_size == 0x200); in atmega_realize()
254 if (mc->io_size >= TARGET_PAGE_SIZE) { in atmega_realize()
258 OFFSET_DATA + mc->io_size, &s->sram); in atmega_realize()
260 int sram_io_size = TARGET_PAGE_SIZE - mc->io_size; in atmega_realize()
266 OFFSET_DATA + mc->io_size, &s->sram_io); in atmega_realize()
289 qdev_prop_set_uint64(s->io, "size", mc->io_size); in atmega_realize()
407 amc->io_size = 256; in atmega168_class_init()
422 amc->io_size = 256; in atmega328_class_init()
[all …]
/qemu/hw/pci-host/
H A Dmv64361.c68 uint32_t io_size; member
257 p->remap[4], (p->io_size + 1) << 16, in set_mem_windows()
302 p->remap[4], (p->io_size + 1) << 16, in set_mem_windows()
384 ret = s->pci[0].io_size; in mv64361_read()
441 ret = s->pci[1].io_size; in mv64361_read()
621 s->pci[0].io_size = val & 0xffffULL; in mv64361_write()
694 s->pci[1].io_size = val & 0xffffULL; in mv64361_write()
897 s->pci[0].io_size = 0xff; in mv64361_reset()
907 s->pci[1].io_size = 0xff; in mv64361_reset()
/qemu/hw/i386/
H A Dfw_cfg.c225 uint8_t io_size = object_property_get_bool(obj, "dma_enabled", NULL) ? in fw_cfg_add_acpi_dsdt() local
237 aml_io(AML_DECODE16, FW_CFG_IO_BASE, FW_CFG_IO_BASE, 0x01, io_size)); in fw_cfg_add_acpi_dsdt()
/qemu/hw/display/
H A Dqxl.c2111 uint32_t io_size; local
2124 io_size = 8;
2128 io_size = 16;
2132 io_size = 32; /* PCI region size must be pow2 */
2136 io_size = pow2ceil(QXL_IO_RANGE_SIZE);
2140 io_size = pow2ceil(QXL_IO_RANGE_SIZE);
2164 "qxl-ioports", io_size);