| /linux/drivers/gpu/drm/mediatek/ |
| H A D | mtk_hdmi_ddc.c | 64 static inline void sif_set_bit(struct mtk_hdmi_ddc *ddc, unsigned int offset, in sif_set_bit() argument
67 writel(readl(ddc->regs + offset) | val, ddc->regs + offset); in sif_set_bit()
70 static inline void sif_clr_bit(struct mtk_hdmi_ddc *ddc, unsigned int offset, in sif_clr_bit() argument
73 writel(readl(ddc->regs + offset) & ~val, ddc->regs + offset); in sif_clr_bit()
76 static inline bool sif_bit_is_set(struct mtk_hdmi_ddc *ddc, unsigned int offset, in sif_bit_is_set() argument
79 return (readl(ddc->regs + offset) & val) == val; in sif_bit_is_set()
82 static inline void sif_write_mask(struct mtk_hdmi_ddc *ddc, unsigned int offset, in sif_write_mask() argument
88 tmp = readl(ddc in sif_write_mask()
94 sif_read_mask(struct mtk_hdmi_ddc * ddc,unsigned int offset,unsigned int mask,unsigned int shift) sif_read_mask() argument
101 ddcm_trigger_mode(struct mtk_hdmi_ddc * ddc,int mode) ddcm_trigger_mode() argument
112 mtk_hdmi_ddc_read_msg(struct mtk_hdmi_ddc * ddc,struct i2c_msg * msg) mtk_hdmi_ddc_read_msg() argument
187 mtk_hdmi_ddc_write_msg(struct mtk_hdmi_ddc * ddc,struct i2c_msg * msg) mtk_hdmi_ddc_write_msg() argument
213 struct mtk_hdmi_ddc *ddc = adapter->algo_data; mtk_hdmi_ddc_xfer() local
272 struct mtk_hdmi_ddc *ddc; mtk_hdmi_ddc_probe() local
319 struct mtk_hdmi_ddc *ddc = platform_get_drvdata(pdev); mtk_hdmi_ddc_remove() local
[all...] |
| /linux/drivers/gpu/drm/mgag200/ |
| H A D | mgag200_ddc.c | 75 struct mgag200_ddc *ddc = data; in mgag200_ddc_algo_bit_data_setsda() local
77 mga_i2c_set(ddc->mdev, ddc->data, state); in mgag200_ddc_algo_bit_data_setsda()
82 struct mgag200_ddc *ddc = data; in mgag200_ddc_algo_bit_data_setscl() local
84 mga_i2c_set(ddc->mdev, ddc->clock, state); in mgag200_ddc_algo_bit_data_setscl()
89 struct mgag200_ddc *ddc = data; in mgag200_ddc_algo_bit_data_getsda() local
91 return (mga_i2c_read_gpio(ddc->mdev) & ddc->data) ? 1 : 0; in mgag200_ddc_algo_bit_data_getsda()
96 struct mgag200_ddc *ddc in mgag200_ddc_algo_bit_data_getscl() local
103 struct mgag200_ddc *ddc = i2c_get_adapdata(adapter); mgag200_ddc_algo_bit_data_pre_xfer() local
117 struct mgag200_ddc *ddc = i2c_get_adapdata(adapter); mgag200_ddc_algo_bit_data_post_xfer() local
125 struct mgag200_ddc *ddc = res; mgag200_ddc_release() local
134 struct mgag200_ddc *ddc; mgag200_ddc_create() local
[all...] |
| H A D | mgag200_vga.c | 33 struct i2c_adapter *ddc; in mgag200_vga_output_init() local
45 ddc = mgag200_ddc_create(mdev); in mgag200_vga_output_init()
46 if (IS_ERR(ddc)) { in mgag200_vga_output_init()
47 ret = PTR_ERR(ddc); in mgag200_vga_output_init()
55 DRM_MODE_CONNECTOR_VGA, ddc); in mgag200_vga_output_init()
|
| /linux/drivers/gpu/drm/amd/display/dc/link/protocols/ |
| H A D | link_ddc.c | 168 static void ddc_service_destruct(struct ddc_service *ddc) in ddc_service_destruct() argument
170 if (ddc->ddc_pin) in ddc_service_destruct()
171 dal_gpio_destroy_ddc(&ddc->ddc_pin); in ddc_service_destruct()
174 void link_destroy_ddc_service(struct ddc_service **ddc) in link_destroy_ddc_service() argument
176 if (!ddc || !*ddc) { in link_destroy_ddc_service()
180 ddc_service_destruct(*ddc); in link_destroy_ddc_service()
181 kfree(*ddc); in link_destroy_ddc_service()
182 *ddc = NULL; in link_destroy_ddc_service()
186 struct ddc_service *ddc, in set_ddc_transaction_type() argument
192 link_is_in_aux_transaction_mode(struct ddc_service * ddc) link_is_in_aux_transaction_mode() argument
205 set_dongle_type(struct ddc_service * ddc,enum display_dongle_type dongle_type) set_dongle_type() argument
212 defer_delay_converter_wa(struct ddc_service * ddc,uint32_t defer_delay) defer_delay_converter_wa() argument
247 link_get_aux_defer_delay(struct ddc_service * ddc) link_get_aux_defer_delay() argument
275 submit_aux_command(struct ddc_service * ddc,struct aux_payload * payload) submit_aux_command() argument
314 link_query_ddc_data(struct ddc_service * ddc,uint32_t address,uint8_t * write_buf,uint32_t write_size,uint8_t * read_buf,uint32_t read_size) link_query_ddc_data() argument
401 link_aux_transfer_raw(struct ddc_service * ddc,struct aux_payload * payload,enum aux_return_code_type * operation_result) link_aux_transfer_raw() argument
459 link_configure_fixed_vs_pe_retimer(struct ddc_service * ddc,const uint8_t * data,uint32_t length) link_configure_fixed_vs_pe_retimer() argument
477 link_query_fixed_vs_pe_retimer(struct ddc_service * ddc,uint8_t * data,uint32_t length) link_query_fixed_vs_pe_retimer() argument
495 link_aux_transfer_with_retries_no_mutex(struct ddc_service * ddc,struct aux_payload * payload) link_aux_transfer_with_retries_no_mutex() argument
502 try_to_configure_aux_timeout(struct ddc_service * ddc,uint32_t timeout) try_to_configure_aux_timeout() argument
[all...] |
| H A D | link_ddc.h | 43 void link_destroy_ddc_service(struct ddc_service **ddc);
46 struct ddc_service *ddc,
49 uint32_t link_get_aux_defer_delay(struct ddc_service *ddc);
51 bool link_is_in_aux_transaction_mode(struct ddc_service *ddc);
53 bool try_to_configure_aux_timeout(struct ddc_service *ddc,
57 struct ddc_service *ddc,
72 bool link_aux_transfer_with_retries_no_mutex(struct ddc_service *ddc,
76 struct ddc_service *ddc,
81 struct ddc_service *ddc,
97 void set_dongle_type(struct ddc_service *ddc,
[all...] |
| H A D | link_dp_training_fixed_vs_pe_retimer.c | 55 link_configure_fixed_vs_pe_retimer(link->ddc, in dp_fixed_vs_pe_read_lane_adjust()
58 link_query_fixed_vs_pe_retimer(link->ddc, &dprx_vs, 1); in dp_fixed_vs_pe_read_lane_adjust()
60 link_configure_fixed_vs_pe_retimer(link->ddc, in dp_fixed_vs_pe_read_lane_adjust()
63 link_query_fixed_vs_pe_retimer(link->ddc, &dprx_pe, 1); in dp_fixed_vs_pe_read_lane_adjust()
90 link_configure_fixed_vs_pe_retimer(link->ddc, in dp_fixed_vs_pe_set_retimer_lane_settings()
93 link_configure_fixed_vs_pe_retimer(link->ddc, in dp_fixed_vs_pe_set_retimer_lane_settings()
96 link_configure_fixed_vs_pe_retimer(link->ddc, in dp_fixed_vs_pe_set_retimer_lane_settings()
238 link_configure_fixed_vs_pe_retimer(link->ddc, in dp_perform_fixed_vs_pe_training_sequence()
240 link_configure_fixed_vs_pe_retimer(link->ddc, in dp_perform_fixed_vs_pe_training_sequence()
242 link_configure_fixed_vs_pe_retimer(link->ddc, in dp_perform_fixed_vs_pe_training_sequence()
[all...] |
| /linux/drivers/gpu/drm/amd/display/dc/gpio/ |
| H A D | gpio_service.c | 488 struct ddc *dal_gpio_create_ddc( in dal_gpio_create_ddc()
496 struct ddc *ddc; in dal_gpio_create_ddc() local
501 ddc = kzalloc(sizeof(struct ddc), GFP_KERNEL); in dal_gpio_create_ddc()
503 if (!ddc) { in dal_gpio_create_ddc()
508 ddc->pin_data = dal_gpio_create( in dal_gpio_create_ddc()
511 if (!ddc->pin_data) { in dal_gpio_create_ddc()
516 ddc->pin_clock = dal_gpio_create( in dal_gpio_create_ddc()
519 if (!ddc in dal_gpio_create_ddc()
540 dal_gpio_destroy_ddc(struct ddc ** ddc) dal_gpio_destroy_ddc() argument
556 dal_ddc_open(struct ddc * ddc,enum gpio_mode mode,enum gpio_ddc_config_type config_type) dal_ddc_open() argument
615 dal_ddc_change_mode(struct ddc * ddc,enum gpio_mode mode) dal_ddc_change_mode() argument
647 dal_ddc_get_line(const struct ddc * ddc) dal_ddc_get_line() argument
653 dal_ddc_set_config(struct ddc * ddc,enum gpio_ddc_config_type config_type) dal_ddc_set_config() argument
668 dal_ddc_close(struct ddc * ddc) dal_ddc_close() argument
[all...] |
| H A D | gpio_base.c | 69 if (!gpio->hw_container.ddc) { in dal_gpio_open_ex()
238 return gpio->hw_container.ddc; in dal_gpio_get_ddc()
290 gpio->service->factory.funcs->init_ddc_data(&gpio->hw_container.ddc, service->ctx, id, en); in dal_gpio_create()
293 gpio->service->factory.funcs->init_ddc_data(&gpio->hw_container.ddc, service->ctx, id, en); in dal_gpio_create()
324 kfree((*gpio)->hw_container.ddc); in dal_gpio_destroy()
325 (*gpio)->hw_container.ddc = NULL; in dal_gpio_destroy()
329 kfree((*gpio)->hw_container.ddc); in dal_gpio_destroy()
330 (*gpio)->hw_container.ddc = NULL; in dal_gpio_destroy()
|
| /linux/drivers/gpu/drm/sun4i/ |
| H A D | sun4i_hdmi_ddc_clk.c | 65 struct sun4i_ddc *ddc = hw_to_ddc(hw); in sun4i_ddc_round_rate() local
67 return sun4i_ddc_calc_divider(rate, *prate, ddc->pre_div, in sun4i_ddc_round_rate()
68 ddc->m_offset, NULL, NULL); in sun4i_ddc_round_rate()
74 struct sun4i_ddc *ddc = hw_to_ddc(hw); in sun4i_ddc_recalc_rate() local
78 regmap_field_read(ddc->reg, ®); in sun4i_ddc_recalc_rate()
82 return (((parent_rate / ddc->pre_div) / 10) >> n) / in sun4i_ddc_recalc_rate()
83 (m + ddc->m_offset); in sun4i_ddc_recalc_rate()
89 struct sun4i_ddc *ddc = hw_to_ddc(hw); in sun4i_ddc_set_rate() local
92 sun4i_ddc_calc_divider(rate, parent_rate, ddc->pre_div, in sun4i_ddc_set_rate()
93 ddc in sun4i_ddc_set_rate()
111 struct sun4i_ddc *ddc; sun4i_ddc_create() local
[all...] |
| /linux/drivers/gpu/drm/ast/ |
| H A D | ast_ddc.c | 42 struct ast_ddc *ddc = data; in ast_ddc_algo_bit_data_setsda() local
43 struct ast_device *ast = ddc->ast; in ast_ddc_algo_bit_data_setsda()
58 struct ast_ddc *ddc = data; in ast_ddc_algo_bit_data_setscl() local
59 struct ast_device *ast = ddc->ast; in ast_ddc_algo_bit_data_setscl()
74 struct ast_ddc *ddc = i2c_get_adapdata(adapter); in ast_ddc_algo_bit_data_pre_xfer() local
75 struct ast_device *ast = ddc->ast; in ast_ddc_algo_bit_data_pre_xfer()
88 struct ast_ddc *ddc = i2c_get_adapdata(adapter); in ast_ddc_algo_bit_data_post_xfer() local
89 struct ast_device *ast = ddc->ast; in ast_ddc_algo_bit_data_post_xfer()
96 struct ast_ddc *ddc = data; in ast_ddc_algo_bit_data_getsda() local
97 struct ast_device *ast = ddc in ast_ddc_algo_bit_data_getsda()
118 struct ast_ddc *ddc = data; ast_ddc_algo_bit_data_getscl() local
140 struct ast_ddc *ddc = res; ast_ddc_release() local
148 struct ast_ddc *ddc; ast_ddc_create() local
[all...] |
| H A D | ast_sil164.c | 84 struct i2c_adapter *ddc; in ast_sil164_output_init() local
92 ddc = ast_ddc_create(ast); in ast_sil164_output_init()
93 if (IS_ERR(ddc)) in ast_sil164_output_init()
94 return PTR_ERR(ddc); in ast_sil164_output_init()
110 DRM_MODE_CONNECTOR_DVII, ddc); in ast_sil164_output_init()
|
| /linux/drivers/gpu/drm/amd/display/dc/dce/ |
| H A D | dce_i2c_sw.c | 40 struct ddc *ddc, in read_bit_from_ddc() argument
46 dal_gpio_get_value(ddc->pin_data, &value); in read_bit_from_ddc()
48 dal_gpio_get_value(ddc->pin_clock, &value); in read_bit_from_ddc()
54 struct ddc *ddc, in write_bit_to_ddc() argument
61 dal_gpio_set_value(ddc->pin_data, value); in write_bit_to_ddc()
63 dal_gpio_set_value(ddc->pin_clock, value); in write_bit_to_ddc()
70 dal_ddc_close(dce_i2c_sw->ddc); in release_engine_dce_sw()
71 dce_i2c_sw->ddc in release_engine_dce_sw()
76 wait_for_scl_high_sw(struct dc_context * ctx,struct ddc * ddc,uint16_t clock_delay_div_4) wait_for_scl_high_sw() argument
356 dce_i2c_sw_engine_acquire_engine(struct dce_i2c_sw * engine,struct ddc * ddc) dce_i2c_sw_engine_acquire_engine() argument
399 struct ddc *ddc = engine->ddc; dce_i2c_sw_engine_submit_channel_request() local
468 dce_i2c_submit_command_sw(struct resource_pool * pool,struct ddc * ddc,struct i2c_command * cmd,struct dce_i2c_sw * dce_i2c_sw) dce_i2c_submit_command_sw() argument
[all...] |
| H A D | dce_i2c.c | 30 struct ddc_service *ddc, in dce_i2c_oem_device_present() argument
34 struct dc *dc = ddc->ctx->dc; in dce_i2c_oem_device_present()
56 struct ddc *ddc, in dce_i2c_submit_command() argument
62 if (!ddc) { in dce_i2c_submit_command()
72 dce_i2c_hw = acquire_i2c_hw_engine(pool, ddc); in dce_i2c_submit_command()
75 return dce_i2c_submit_command_hw(pool, ddc, cmd, dce_i2c_hw); in dce_i2c_submit_command()
77 dce_i2c_sw.ctx = ddc->ctx; in dce_i2c_submit_command()
78 if (dce_i2c_engine_acquire_sw(&dce_i2c_sw, ddc)) { in dce_i2c_submit_command()
79 return dce_i2c_submit_command_sw(pool, ddc, cm in dce_i2c_submit_command()
[all...] |
| H A D | dce_aux.c | 83 dal_ddc_close(engine->ddc); in release_engine()
85 engine->ddc = NULL; in release_engine()
277 EVENT_LOG_AUX_REQ(engine->ddc->pin_data->en, EVENT_LOG_AUX_ORIGIN_NATIVE, in submit_channel_request()
400 struct ddc *ddc) in acquire() argument
407 result = dal_ddc_open(ddc, GPIO_MODE_HARDWARE, in acquire()
414 engine->ddc = ddc; in acquire()
419 engine->ddc = ddc; in acquire()
434 dce_aux_configure_timeout(struct ddc_service * ddc,uint32_t timeout_in_us) dce_aux_configure_timeout() argument
559 dce_aux_transfer_raw(struct ddc_service * ddc,struct aux_payload * payload,enum aux_return_code_type * operation_result) dce_aux_transfer_raw() argument
616 dce_aux_transfer_dmub_raw(struct ddc_service * ddc,struct aux_payload * payload,enum aux_return_code_type * operation_result) dce_aux_transfer_dmub_raw() argument
695 dce_aux_transfer_with_retries(struct ddc_service * ddc,struct aux_payload * payload) dce_aux_transfer_with_retries() argument
[all...] |
| H A D | dce_i2c_sw.h | 36 struct ddc *ddc; member
48 struct ddc *ddc,
54 struct ddc *ddc_handle);
|
| /linux/drivers/gpu/drm/amd/display/include/ |
| H A D | gpio_service_interface.h | 71 struct ddc *dal_gpio_create_ddc(
78 struct ddc **ddc);
106 struct ddc *ddc,
111 struct ddc *ddc,
115 const struct ddc *ddc);
118 struct ddc *dd
[all...] |
| /linux/drivers/gpu/drm/amd/display/dc/link/hwss/ |
| H A D | link_hwss_dio_fixed_vs_pe_retimer.c | 52 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_dio_fixed_vs_pe_retimer_exit_manual_automation()
54 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_dio_fixed_vs_pe_retimer_exit_manual_automation()
56 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_dio_fixed_vs_pe_retimer_exit_manual_automation()
58 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_dio_fixed_vs_pe_retimer_exit_manual_automation()
60 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_dio_fixed_vs_pe_retimer_exit_manual_automation()
62 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_dio_fixed_vs_pe_retimer_exit_manual_automation()
64 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_dio_fixed_vs_pe_retimer_exit_manual_automation()
66 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_dio_fixed_vs_pe_retimer_exit_manual_automation()
68 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_dio_fixed_vs_pe_retimer_exit_manual_automation()
70 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_dio_fixed_vs_pe_retimer_exit_manual_automation()
[all...] |
| H A D | link_hwss_hpo_fixed_vs_pe_retimer_dp.c | 62 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_hpo_fixed_vs_pe_retimer_set_tx_ffe()
64 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_hpo_fixed_vs_pe_retimer_set_tx_ffe()
66 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_hpo_fixed_vs_pe_retimer_set_tx_ffe()
68 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_hpo_fixed_vs_pe_retimer_set_tx_ffe()
70 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_hpo_fixed_vs_pe_retimer_set_tx_ffe()
92 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_hpo_fixed_vs_pe_retimer_program_override_test_pattern()
94 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_hpo_fixed_vs_pe_retimer_program_override_test_pattern()
96 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_hpo_fixed_vs_pe_retimer_program_override_test_pattern()
98 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_hpo_fixed_vs_pe_retimer_program_override_test_pattern()
100 link->dc->link_srv->configure_fixed_vs_pe_retimer(link->ddc, in dp_hpo_fixed_vs_pe_retimer_program_override_test_pattern()
[all...] |
| /linux/drivers/gpu/drm/tegra/ |
| H A D | output.c | 39 else if (output->ddc) in tegra_output_connector_get_modes()
40 drm_edid = drm_edid_read_ddc(connector, output->ddc); in tegra_output_connector_get_modes()
99 struct device_node *ddc, *panel; in tegra_output_probe() local
127 ddc = of_parse_phandle(output->of_node, "nvidia,ddc-i2c-bus", 0); in tegra_output_probe()
128 if (ddc) { in tegra_output_probe()
129 output->ddc = of_get_i2c_adapter_by_node(ddc); in tegra_output_probe()
130 of_node_put(ddc); in tegra_output_probe()
132 if (!output->ddc) { in tegra_output_probe()
[all...] |
| /linux/drivers/gpu/drm/amd/display/dc/gpio/dce110/ |
| H A D | hw_factory_dce110.c | 116 struct hw_ddc *ddc = HW_DDC_FROM_BASE(pin); in define_ddc_registers() local
120 ddc->regs = &ddc_data_regs[en]; in define_ddc_registers()
121 ddc->base.regs = &ddc_data_regs[en].gpio; in define_ddc_registers()
124 ddc->regs = &ddc_clk_regs[en]; in define_ddc_registers()
125 ddc->base.regs = &ddc_clk_regs[en].gpio; in define_ddc_registers()
132 ddc->shifts = &ddc_shift; in define_ddc_registers()
133 ddc->masks = &ddc_mask; in define_ddc_registers()
|
| /linux/drivers/gpu/drm/amd/display/dc/gpio/dce60/ |
| H A D | hw_factory_dce60.c | 120 struct hw_ddc *ddc = HW_DDC_FROM_BASE(pin); in define_ddc_registers() local
124 ddc->regs = &ddc_data_regs[en]; in define_ddc_registers()
125 ddc->base.regs = &ddc_data_regs[en].gpio; in define_ddc_registers()
128 ddc->regs = &ddc_clk_regs[en]; in define_ddc_registers()
129 ddc->base.regs = &ddc_clk_regs[en].gpio; in define_ddc_registers()
136 ddc->shifts = &ddc_shift; in define_ddc_registers()
137 ddc->masks = &ddc_mask; in define_ddc_registers()
|
| /linux/drivers/gpu/drm/amd/display/dc/gpio/dce80/ |
| H A D | hw_factory_dce80.c | 120 struct hw_ddc *ddc = HW_DDC_FROM_BASE(pin); in define_ddc_registers() local
124 ddc->regs = &ddc_data_regs[en]; in define_ddc_registers()
125 ddc->base.regs = &ddc_data_regs[en].gpio; in define_ddc_registers()
128 ddc->regs = &ddc_clk_regs[en]; in define_ddc_registers()
129 ddc->base.regs = &ddc_clk_regs[en].gpio; in define_ddc_registers()
136 ddc->shifts = &ddc_shift; in define_ddc_registers()
137 ddc->masks = &ddc_mask; in define_ddc_registers()
|
| /linux/drivers/gpu/drm/amd/display/dc/gpio/dce120/ |
| H A D | hw_factory_dce120.c | 133 struct hw_ddc *ddc = HW_DDC_FROM_BASE(pin); in define_ddc_registers() local
137 ddc->regs = &ddc_data_regs[en]; in define_ddc_registers()
138 ddc->base.regs = &ddc_data_regs[en].gpio; in define_ddc_registers()
141 ddc->regs = &ddc_clk_regs[en]; in define_ddc_registers()
142 ddc->base.regs = &ddc_clk_regs[en].gpio; in define_ddc_registers()
149 ddc->shifts = &ddc_shift; in define_ddc_registers()
150 ddc->masks = &ddc_mask; in define_ddc_registers()
|
| /linux/drivers/gpu/drm/amd/display/dc/gpio/dcn10/ |
| H A D | hw_factory_dcn10.c | 165 struct hw_ddc *ddc = HW_DDC_FROM_BASE(pin); in define_ddc_registers() local
169 ddc->regs = &ddc_data_regs[en]; in define_ddc_registers()
170 ddc->base.regs = &ddc_data_regs[en].gpio; in define_ddc_registers()
173 ddc->regs = &ddc_clk_regs[en]; in define_ddc_registers()
174 ddc->base.regs = &ddc_clk_regs[en].gpio; in define_ddc_registers()
181 ddc->shifts = &ddc_shift; in define_ddc_registers()
182 ddc->masks = &ddc_mask; in define_ddc_registers()
|
| /linux/drivers/gpu/drm/amd/display/dc/gpio/dcn21/ |
| H A D | hw_factory_dcn21.c | 173 struct hw_ddc *ddc = HW_DDC_FROM_BASE(pin); in define_ddc_registers() local
177 ddc->regs = &ddc_data_regs_dcn[en]; in define_ddc_registers()
178 ddc->base.regs = &ddc_data_regs_dcn[en].gpio; in define_ddc_registers()
181 ddc->regs = &ddc_clk_regs_dcn[en]; in define_ddc_registers()
182 ddc->base.regs = &ddc_clk_regs_dcn[en].gpio; in define_ddc_registers()
189 ddc->shifts = &ddc_shift[en]; in define_ddc_registers()
190 ddc->masks = &ddc_mask[en]; in define_ddc_registers()
|