Home
last modified time | relevance | path

Searched refs:controller (Results 1 – 25 of 94) sorted by relevance

1234

/qemu/docs/system/arm/
H A Draspi.rst22 * Interrupt controller
23 * DMA controller
24 * Clock and reset controller (CPRMAN)
26 * GPIO controller
31 * GPIO controller
32 * SD/MMC host controller
34 * USB2 host controller (DWC2 and MPHI)
35 * MailBox controller (MBOX)
37 * Peripheral SPI controller (SPI)
H A Dstm32.rst36 * SPI controller
38 * Timer controller (TIMER)
48 * DMA controller
49 * Ethernet controller
51 * GPIO controller
52 * I2C controller
53 * Inter-Integrated Sound (I2S) controller
56 * Real-Time Clock (RTC) controller
60 * Watchdog controller (IWDG, WWDG)
H A Dcubieboard.rst15 - USB controller
16 - SATA controller
17 - TWI (I2C) controller
18 - SPI controller
H A Dnuvoton.rst44 * Clock and reset controller (CLK)
45 * Timer controller (TIM)
47 * DDR4 memory controller (dummy interface indicating memory training is done)
52 * GPIO controller
55 * SMBus controller (SMBF)
56 * Ethernet controller (EMC)
58 * Peripheral SPI controller (PSPI)
65 * Keyboard and mouse controller interface (KBCI)
74 * Ethernet controller (GMAC)
H A Dvexpress.rst18 - PL181 SD controller
22 - I2C controller
24 - PL111 LCD display controller
32 - USB controller (Philips ISP1761)
38 - HDLCD controller (``vexpress-a15``)
40 - PL341 dynamic memory controller
41 - DMA330 DMA controller
42 - PL354 static memory controller
H A Dnrf.rst23 * Clock controller
26 * GPIO controller
34 * Real-Time Clock (RTC) controller
36 * SPI controller
H A Db-l475e-iot01a.rst18 - STM32L4x5 EXTI (Extended interrupts and events controller)
19 - STM32L4x5 SYSCFG (System configuration controller)
31 - SPI controller
32 - Timer controller (TIMER)
H A Dmusicpal.rst13 - MV88W8xx8 Ethernet controller
15 - MV88W8618 audio controller, WM8750 CODEC and mixer
H A Dhighbank.rst12 - L2x0 cache controller
17 - PL022 synchronous serial port controller
H A Dstellaris.rst13 - OSRAM Pictiva 96x16 OLED with SSD0303 controller on
25 - OSRAM Pictiva 128x64 OLED with SSD0323 controller connected via
H A Drealview.rst23 - PL110 LCD controller
29 - PCI OHCI USB controller
H A Dsbsa.rst25 - System bus AHCI controller
26 - System bus XHCI controller
91 The USB controller is an XHCI device, not EHCI.
/qemu/include/hw/i2c/
H A Daspeed_i2c.h247 struct AspeedI2CState *controller; member
314 if (aspeed_i2c_is_new_mode(bus->controller)) { in aspeed_i2c_bus_pkt_mode_en()
322 if (aspeed_i2c_is_new_mode(bus->controller)) { in aspeed_i2c_bus_ctrl_offset()
330 if (aspeed_i2c_is_new_mode(bus->controller)) { in aspeed_i2c_bus_cmd_offset()
338 if (aspeed_i2c_is_new_mode(bus->controller)) { in aspeed_i2c_bus_dev_addr_offset()
346 if (aspeed_i2c_is_new_mode(bus->controller)) { in aspeed_i2c_bus_intr_ctrl_offset()
354 if (aspeed_i2c_is_new_mode(bus->controller)) { in aspeed_i2c_bus_intr_sts_offset()
362 if (aspeed_i2c_is_new_mode(bus->controller)) { in aspeed_i2c_bus_pool_ctrl_offset()
370 if (aspeed_i2c_is_new_mode(bus->controller)) { in aspeed_i2c_bus_byte_buf_offset()
378 if (aspeed_i2c_is_new_mode(bus->controller)) { in aspeed_i2c_bus_dma_len_offset()
/qemu/docs/config/
H A Dq35-emulated.cfg30 # 00:1f.2 SATA (AHCI) controller
31 # 00:1f.3 SMBus controller
37 # 00:01.0 VGA compatible controller
38 # 00:19.0 Ethernet controller
39 # 00:1a.* USB controller (#2)
129 # An implicit SATA controller is created automatically for
132 # it to that controller so that the guest can use it.
164 # USB controller (#1)
167 # EHCI controller + UHCI companion controllers.
200 # USB controller (#2)
[all …]
H A Dq35-virtio-graphical.cfg30 # 00:1f.2 SATA (AHCI) controller
31 # 00:1f.3 SMBus controller
36 # 00:01.0 VGA compatible controller
39 # 01:00.0 SCSI storage controller
40 # 02:00.0 Ethernet controller
41 # 03:00.0 USB controller
132 # SCSI storage controller (and storage)
175 # Ethernet controller
193 # USB controller (and input devices)
196 # We add a virtualization-friendly USB 3.0 controller and
[all …]
H A Dmach-virt-graphical.cfg33 # 00:01.0 Display controller
35 # 01:00.0 SCSI storage controller
36 # 02:00.0 Ethernet controller
37 # 03:00.0 USB controller
181 # SCSI storage controller (and storage)
224 # Ethernet controller
242 # USB controller (and input devices)
245 # We add a virtualization-friendly USB 3.0 controller and
263 # Display controller
H A Dq35-virtio-serial.cfg31 # 00:1f.2 SATA (AHCI) controller
32 # 00:1f.3 SMBus controller
38 # 01:00.0 SCSI storage controller
39 # 02:00.0 Ethernet controller
137 # SCSI storage controller (and storage)
180 # Ethernet controller
/qemu/docs/system/
H A Dtarget-mips.rst22 - Core board with MIPS 24Kf CPU and Galileo system controller
24 - PIIX4 PCI/USB/SMbus controller
49 - IDE controller
55 - PC-style IRQ controller
59 - SCSI controller
67 - Bonito64 system controller as North Bridge
77 - LIOINTC as interrupt controller
/qemu/hw/i2c/
H A Daspeed_i2c.c40 AspeedI2CClass *aic = ASPEED_I2C_GET_CLASS(bus->controller); in aspeed_i2c_bus_raise_interrupt()
76 bus->controller->intr_status |= 1 << bus->id; in aspeed_i2c_bus_raise_interrupt()
83 AspeedI2CClass *aic = ASPEED_I2C_GET_CLASS(bus->controller); in aspeed_i2c_bus_raise_slave_interrupt()
89 bus->controller->intr_status |= 1 << bus->id; in aspeed_i2c_bus_raise_slave_interrupt()
96 AspeedI2CClass *aic = ASPEED_I2C_GET_CLASS(bus->controller); in aspeed_i2c_bus_old_read()
143 AspeedI2CClass *aic = ASPEED_I2C_GET_CLASS(bus->controller); in aspeed_i2c_bus_new_read()
199 if (aspeed_i2c_is_new_mode(bus->controller)) { in aspeed_i2c_bus_read()
207 if (aspeed_i2c_is_new_mode(bus->controller)) { in aspeed_i2c_set_state()
217 if (aspeed_i2c_is_new_mode(bus->controller)) { in aspeed_i2c_get_state()
227 AspeedI2CState *s = bus->controller; in aspeed_i2c_dma_read()
[all …]
/qemu/docs/system/devices/
H A Dnvme.rst21 The QEMU emulated NVMe controller implements version 1.4 of the NVM Express
29 The simplest way to attach an NVMe controller on the QEMU PCI bus is to add the
61 controller. We emulate version 5 of this log page.
107 parameter on the controller device).
112 Additional features becomes available if the controller device (``nvme``) is
130 and may only be attached to a single controller at a time. Shared namespaces
150 attachable to a single controller at a time. Additionally it will not be
151 attached to any controller initially (due to ``detached=on``) or to hotplugged
240 the controller if the subsystems is configured for Flexible Data Placement.
261 the controller will assign the controller-specified reclaim unit handle to
[all …]
H A Dusb.rst4 QEMU can emulate a PCI UHCI, OHCI, EHCI or XHCI USB controller. You can
12 XHCI controller support
24 only controller you need. With only a single USB controller (and
29 EHCI controller support
34 devices. The companion controller setup is more convenient to use
39 controllers for USB 1.1 devices too. Each controller creates its own
41 1.1 bus driven by the UHCI controller and one USB 2.0 bus driven by
42 the EHCI controller. Devices must be attached to the correct
43 controller manually.
45 The easiest way to add a UHCI controller to a ``pc`` machine is the
[all …]
H A Dcan.rst4 emulated CAN controller chips together by one or multiple CAN buses
5 (the controller device "canbus" parameter). The individual buses
12 The initial submission implemented SJA1000 controller which
20 In 2020, CTU CAN FD controller model has been added as part
21 of the bachelor thesis of Jan Charvat. This controller is complete
131 Setup of CTU CAN FD controller in a guest Linux system::
/qemu/hw/arm/
H A DKconfig62 select PL310 # cache controller
81 select PL310 # cache controller
94 select PL110 # pl111 LCD controller
176 select PL080 # DMA controller
179 select PL310 # cache controller
264 select PL080 # DMA controller
294 select PL310 # cache controller
466 select PL310 # cache controller
480 select PL310 # cache controller
520 select PL310 # cache controller
[all …]
/qemu/docs/system/riscv/
H A Dmicrochip-icicle-kit.rst23 * DDR memory controller
25 * 1 DMA controller
27 * 1 SDHC storage controller
108 There is missing support in the clock and memory controller devices. In
/qemu/docs/system/ppc/
H A Dppce500.rst16 * 1 Freescale MPC8xxx I2C controller
18 * 1 Freescale MPC8xxx GPIO controller
20 * 1 Freescale MPC8xxx PCI host controller
22 * 1 Freescale Enhanced Secure Digital Host controller (eSDHC)
23 * 1 Freescale Enhanced Triple Speed Ethernet controller (eTSEC)

1234