Home
last modified time | relevance | path

Searched refs:addend (Results 1 – 25 of 25) sorted by relevance

/qemu/target/loongarch/tcg/
H A Dtranslate.c237 static TCGv make_address_x(DisasContext *ctx, TCGv base, TCGv addend) in make_address_x() argument
241 if (addend || ctx->va32) { in make_address_x()
244 if (addend) { in make_address_x()
245 tcg_gen_add_tl(temp, base, addend); in make_address_x()
257 TCGv addend = ofs ? tcg_constant_tl(ofs) : NULL; in make_address_i() local
258 return make_address_x(ctx, base, addend); in make_address_i()
/qemu/block/
H A Dqcow2-refcount.c40 int64_t offset, int64_t length, uint64_t addend,
812 uint64_t addend, bool decrease, enum qcow2_discard_type type) in update_refcount() argument
823 addend); in update_refcount()
871 if (decrease ? (refcount - addend > refcount) in update_refcount()
872 : (refcount + addend < refcount || in update_refcount()
873 refcount + addend > s->refcount_max)) in update_refcount()
879 refcount -= addend; in update_refcount()
881 refcount += addend; in update_refcount()
927 dummy = update_refcount(bs, offset, cluster_offset - offset, addend, in update_refcount()
945 uint64_t addend, bool decrease, in qcow2_update_cluster_refcount() argument
[all …]
H A Dqcow2.h860 uint64_t addend, bool decrease,
886 int l1_size, int addend);
/qemu/include/exec/
H A Dtlb-common.h34 uintptr_t addend; member
/qemu/accel/tcg/
H A Dcputlb.c898 uintptr_t host = (addr & TARGET_PAGE_MASK) + ent->addend; in tlb_reset_dirty_range_locked()
1032 uintptr_t addend; in tlb_set_page_full() local
1071 addend = (uintptr_t)memory_region_get_ram_ptr(section->mr) + xlat; in tlb_set_page_full()
1074 addend = 0; in tlb_set_page_full()
1162 tn.addend = addend - addr_page; in tlb_set_page_full()
1411 *phost = (void *)((uintptr_t)addr + entry->addend); in probe_access_internal()
1693 data->haddr = (void *)((uintptr_t)addr + entry->addend); in mmu_lookup1()
1891 hostaddr = (void *)((uintptr_t)addr + tlbe->addend); in atomic_mmu_lookup()
/qemu/tcg/
H A Dtcg.c70 intptr_t value, intptr_t addend);
349 TCGLabel *l, intptr_t addend) in tcg_out_reloc() argument
355 r->addend = addend; in tcg_out_reloc()
390 if (!patch_reloc(r->ptr, r->type, value, r->addend)) { in tcg_resolve_relocs()
668 intptr_t addend; member
675 tcg_insn_unit *label, intptr_t addend) in new_pool_alloc() argument
681 n->addend = addend; in new_pool_alloc()
711 tcg_insn_unit *label, intptr_t addend) in new_pool_label() argument
713 TCGLabelPoolData *n = new_pool_alloc(s, 1, rtype, label, addend); in new_pool_label()
721 intptr_t addend, tcg_target_ulong d0, in new_pool_l2() argument
[all …]
/qemu/disas/
H A Dhppa.c319 bfd_signed_vma addend, in hppa_field_adjust() argument
324 value = sym_val + addend; in hppa_field_adjust()
381 value = sym_val + ((addend + 0x1000) & -0x2000); in hppa_field_adjust()
391 value = (sym_val & 0x7ff) + (((addend & 0x1fff) ^ 0x1000) - 0x1000); in hppa_field_adjust()
H A Dmicroblaze.c676 int immval, unsigned inst, int addend) in print_immval_addr() argument
684 immval += addend; in print_immval_addr()
688 } else if (addend) { in print_immval_addr()
/qemu/target/i386/tcg/
H A Dseg_helper.c2024 int is_iret, int addend, in helper_ret_protected() argument
2081 new_cs, new_eip, shift, addend); in helper_ret_protected()
2111 sa.sp += addend; in helper_ret_protected()
2201 sa.sp += addend; in helper_ret_protected()
2277 void helper_lret_protected(CPUX86State *env, int shift, int addend) in helper_lret_protected() argument
2279 helper_ret_protected(env, shift, 0, addend, GETPC()); in helper_lret_protected()
H A Dtranslate.c2102 static inline void gen_stack_update(DisasContext *s, int addend) in gen_stack_update() argument
2104 gen_op_add_reg_im(s, mo_stacksize(s), R_ESP, addend); in gen_stack_update()
/qemu/include/tcg/
H A Dtcg.h97 intptr_t addend; member
/qemu/target/tricore/
H A Dop_helper.c2122 int32_t addend, dividend_quotient, remainder; in helper_dvstep() local
2126 addend = r2; in helper_dvstep()
2128 addend = -r2; in helper_dvstep()
2136 temp = remainder + addend; in helper_dvstep()
/qemu/tcg/sparc64/
H A Dtcg-target.c.inc299 intptr_t value, intptr_t addend)
305 value += addend;
1113 int add_off = offsetof(CPUTLBEntry, addend);
1130 * Load the tlb comparator and the addend.
/qemu/tcg/riscv/
H A Dtcg-target.c.inc654 intptr_t value, intptr_t addend)
656 tcg_debug_assert(addend == 0);
1733 /* Load the tlb comparator and the addend. */
1739 offsetof(CPUTLBEntry, addend));
1745 /* TLB Hit - translate address using addend. */
/qemu/tcg/loongarch64/
H A Dtcg-target.c.inc285 intptr_t value, intptr_t addend)
287 tcg_debug_assert(addend == 0);
1072 /* Load the tlb comparator and the addend. */
1078 offsetof(CPUTLBEntry, addend));
/qemu/tcg/tci/
H A Dtcg-target.c.inc97 intptr_t value, intptr_t addend)
101 tcg_debug_assert(addend == 0);
/qemu/tcg/mips/
H A Dtcg-target.c.inc171 intptr_t value, intptr_t addend)
173 value += addend;
1186 int add_off = offsetof(CPUTLBEntry, addend);
1219 /* Load the tlb addend for the fast path. */
/qemu/tcg/arm/
H A Dtcg-target.c.inc334 intptr_t value, intptr_t addend)
336 tcg_debug_assert(addend == 0);
1434 * Load the tlb comparator into R2 and the fast path addend into R1.
1444 /* Load the tlb addend. */
1446 offsetof(CPUTLBEntry, addend));
/qemu/target/arm/tcg/
H A Dsve.decode401 # SVE integer multiply-add writing addend (predicated)
1054 # SVE floating-point multiply-accumulate writing addend
/qemu/tcg/aarch64/
H A Dtcg-target.c.inc132 intptr_t value, intptr_t addend)
134 tcg_debug_assert(addend == 0);
1685 /* Load the tlb comparator into TMP0, and the fast path addend. */
1691 offsetof(CPUTLBEntry, addend));
/qemu/tcg/ppc/
H A Dtcg-target.c.inc757 intptr_t value, intptr_t addend)
763 value += addend;
2464 * Load the TLB addend for use on the fast path.
2469 offsetof(CPUTLBEntry, addend));
/qemu/tcg/s390x/
H A Dtcg-target.c.inc475 intptr_t value, intptr_t addend)
481 value += addend;
2044 offsetof(CPUTLBEntry, addend));
/qemu/tcg/i386/
H A Dtcg-target.c.inc184 intptr_t value, intptr_t addend)
186 value += addend;
823 /* Find the length of the immediate addend. Note that the encoding
2242 offsetof(CPUTLBEntry, addend));
/qemu/fpu/
H A Dsoftfloat-parts.c.inc609 * addend, the intermediate product, or the final result. (The
/qemu/target/ppc/
H A Dtranslate.c2983 TCGv EA, TCGCond cond, int addend) in LARX()
2992 tcg_gen_addi_tl(u, t, addend); in LARX()