/linux/drivers/cpufreq/ |
H A D | kirkwood-cpufreq.c | 21 struct clk *cpu_clk; member 65 clk_set_parent(priv.powersave_clk, priv.cpu_clk); in kirkwood_cpufreq_target() 118 priv.cpu_clk = of_clk_get_by_name(np, "cpu_clk"); in kirkwood_cpufreq_probe() 119 if (IS_ERR(priv.cpu_clk)) { in kirkwood_cpufreq_probe() 121 err = PTR_ERR(priv.cpu_clk); in kirkwood_cpufreq_probe() 125 err = clk_prepare_enable(priv.cpu_clk); in kirkwood_cpufreq_probe() 131 kirkwood_freq_table[0].frequency = clk_get_rate(priv.cpu_clk) / 1000; in kirkwood_cpufreq_probe() 173 clk_disable_unprepare(priv.cpu_clk); in kirkwood_cpufreq_probe() 186 clk_disable_unprepare(priv.cpu_clk); in kirkwood_cpufreq_remove() [all...] |
H A D | highbank-cpufreq.c | 62 struct clk *cpu_clk; in hb_cpufreq_driver_init() local 82 cpu_clk = clk_get(cpu_dev, NULL); in hb_cpufreq_driver_init() 83 if (IS_ERR(cpu_clk)) { in hb_cpufreq_driver_init() 84 ret = PTR_ERR(cpu_clk); in hb_cpufreq_driver_init() 89 ret = clk_notifier_register(cpu_clk, &hb_cpufreq_clk_nb); in hb_cpufreq_driver_init()
|
H A D | mediatek-cpufreq.c | 45 struct clk *cpu_clk; member 204 struct clk *cpu_clk = policy->clk; in mtk_cpufreq_set_target() local 205 struct clk *armpll = clk_get_parent(cpu_clk); in mtk_cpufreq_set_target() 214 pre_freq_hz = clk_get_rate(cpu_clk); in mtk_cpufreq_set_target() 265 ret = clk_set_parent(cpu_clk, info->inter_clk); in mtk_cpufreq_set_target() 278 clk_set_parent(cpu_clk, armpll); in mtk_cpufreq_set_target() 284 ret = clk_set_parent(cpu_clk, armpll); in mtk_cpufreq_set_target() 301 clk_set_parent(cpu_clk, info->inter_clk); in mtk_cpufreq_set_target() 303 clk_set_parent(cpu_clk, armpll); in mtk_cpufreq_set_target() 406 info->cpu_clk in mtk_cpu_dvfs_info_init() [all...] |
H A D | qcom-cpufreq-hw.c | 59 struct clk_hw cpu_clk; member 612 struct qcom_cpufreq_data *data = container_of(hw, struct qcom_cpufreq_data, cpu_clk); in qcom_cpufreq_hw_recalc_rate() 706 data->cpu_clk.init = &clk_init; in qcom_cpufreq_hw_driver_probe() 708 ret = devm_clk_hw_register(dev, &data->cpu_clk); in qcom_cpufreq_hw_driver_probe() 715 clk_data->hws[i] = &data->cpu_clk; in qcom_cpufreq_hw_driver_probe()
|
/linux/arch/arm/mach-mvebu/ |
H A D | platsmp.c | 39 struct clk *cpu_clk; in get_cpu_clk() local 44 cpu_clk = of_clk_get(np, 0); in get_cpu_clk() 45 if (WARN_ON(IS_ERR(cpu_clk))) in get_cpu_clk() 47 return cpu_clk; in get_cpu_clk() 101 struct clk *cpu_clk = get_cpu_clk(cpu); in armada_xp_sync_secondary_clk() local 103 if (!cpu_clk || !boot_cpu_clk) in armada_xp_sync_secondary_clk() 106 clk_prepare_enable(cpu_clk); in armada_xp_sync_secondary_clk() 107 clk_set_rate(cpu_clk, clk_get_rate(boot_cpu_clk)); in armada_xp_sync_secondary_clk()
|
/linux/arch/mips/lantiq/xway/ |
H A D | clk.c | 144 unsigned int ocp_sel, cpu_clk; in ltq_vr9_fpi_hz() local 147 cpu_clk = ltq_vr9_cpu_hz(); in ltq_vr9_fpi_hz() 153 clk = cpu_clk; in ltq_vr9_fpi_hz() 157 clk = cpu_clk / 2; in ltq_vr9_fpi_hz() 161 clk = (cpu_clk * 2) / 5; in ltq_vr9_fpi_hz() 165 clk = cpu_clk / 3; in ltq_vr9_fpi_hz()
|
/linux/drivers/clk/mvebu/ |
H A D | clk-cpu.c | 33 struct cpu_clk { struct 46 #define to_cpu_clk(p) container_of(p, struct cpu_clk, hw) argument 51 struct cpu_clk *cpuclk = to_cpu_clk(hwclk); in clk_cpu_recalc_rate() 78 struct cpu_clk *cpuclk = to_cpu_clk(hwclk); in clk_cpu_off_set_rate() 113 struct cpu_clk *cpuclk = to_cpu_clk(hwclk); in clk_cpu_on_set_rate() 168 struct cpu_clk *cpuclk; in of_cpu_clk_setup()
|
/linux/arch/sh/kernel/cpu/ |
H A D | clock-cpg.c | 24 static struct clk cpu_clk = { variable 36 &cpu_clk, 44 CLKDEV_CON_ID("cpu_clk", &cpu_clk),
|
/linux/Documentation/devicetree/bindings/arm/marvell/ |
H A D | kirkwood.txt | 12 cpus/cpu@0 with three clocks, "cpu_clk", "ddrclk" and "powersave", 14 between the "cpu_clk" and the "ddrclk". 26 clock-names = "cpu_clk", "ddrclk", "powersave";
|
/linux/arch/arm64/boot/dts/marvell/ |
H A D | armada-ap806-quad.dtsi | 21 clocks = <&cpu_clk 0>; 36 clocks = <&cpu_clk 0>; 51 clocks = <&cpu_clk 1>; 66 clocks = <&cpu_clk 1>;
|
H A D | armada-ap807-quad.dtsi | 21 clocks = <&cpu_clk 0>; 36 clocks = <&cpu_clk 0>; 51 clocks = <&cpu_clk 1>; 66 clocks = <&cpu_clk 1>;
|
H A D | armada-ap806-dual.dtsi | 21 clocks = <&cpu_clk 0>; 36 clocks = <&cpu_clk 0>;
|
H A D | armada-ap806.dtsi | 18 cpu_clk: clock-cpu@278 { label
|
H A D | armada-ap807.dtsi | 18 cpu_clk: clock-cpu { label
|
/linux/arch/mips/boot/dts/mscc/ |
H A D | luton.dtsi | 16 clocks = <&cpu_clk>; 32 cpu_clk: cpu-clock { label 41 clocks = <&cpu_clk>;
|
H A D | serval.dtsi | 18 clocks = <&cpu_clk>; 35 cpu_clk: cpu-clock { label 44 clocks = <&cpu_clk>;
|
H A D | jaguar2.dtsi | 24 clocks = <&cpu_clk>; 36 cpu_clk: cpu-clock { label 45 clocks = <&cpu_clk>;
|
H A D | ocelot.dtsi | 16 clocks = <&cpu_clk>; 32 cpu_clk: cpu-clock { label 41 clocks = <&cpu_clk>;
|
/linux/arch/arc/boot/dts/ |
H A D | abilis_tb10x.dtsi | 31 clocks = <&cpu_clk>; 37 clocks = <&cpu_clk>; 53 cpu_clk: clkdiv_cpu { label 57 clock-output-names = "cpu_clk";
|
/linux/drivers/clk/sunxi-ng/ |
H A D | ccu-suniv-f1c100s.c | 110 static SUNXI_CCU_MUX(cpu_clk, "cpu", cpu_parents, 327 &cpu_clk.common, 419 [CLK_CPU] = &cpu_clk.common.hw, 529 .common = &cpu_clk.common, 530 .cm = &cpu_clk.mux,
|
/linux/drivers/clk/ralink/ |
H A D | clk-mt7621.c | 263 unsigned long cpu_clk; in mt7621_cpu_recalc_rate() local 274 cpu_clk = 500000000; in mt7621_cpu_recalc_rate() 280 cpu_clk = ((fbdiv + 1) * xtal_clk) >> prediv_tbl[prediv]; in mt7621_cpu_recalc_rate() 283 cpu_clk = xtal_clk; in mt7621_cpu_recalc_rate() 286 return cpu_clk / ffiv * ffrac; in mt7621_cpu_recalc_rate()
|
/linux/arch/mips/boot/dts/loongson/ |
H A D | loongson64-2k1000.dtsi | 22 clocks = <&cpu_clk>; 26 cpu_clk: cpu_clk { label
|
/linux/arch/arc/kernel/ |
H A D | setup.c | 576 struct clk *cpu_clk; in show_cpuinfo() local 590 cpu_clk = clk_get(cpu_dev, NULL); in show_cpuinfo() 591 if (IS_ERR(cpu_clk)) { in show_cpuinfo() 595 freq = clk_get_rate(cpu_clk); in show_cpuinfo()
|
/linux/Documentation/devicetree/bindings/clock/ |
H A D | snps,hsdk-pll-clock.txt | 23 cpu_clk: cpu-clk@0 {
|
/linux/arch/arm/boot/dts/arm/ |
H A D | vexpress-v2p-ca5s.dts | 112 clocks = <&cpu_clk>; 148 cpu_clk: clock-controller-0 { label
|