Home
last modified time | relevance | path

Searched refs:PCI_PREF_BASE_UPPER32 (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/pci/
H A Dprobe.c469 pci_read_config_dword(dev, PCI_PREF_BASE_UPPER32, &mem_base_hi); in pci_read_bridge_mmio_pref()
559 pci_read_config_dword(bridge, PCI_PREF_BASE_UPPER32, &pmem); in pci_read_bridge_windows()
560 pci_write_config_dword(bridge, PCI_PREF_BASE_UPPER32, in pci_read_bridge_windows()
562 pci_read_config_dword(bridge, PCI_PREF_BASE_UPPER32, &tmp); in pci_read_bridge_windows()
563 pci_write_config_dword(bridge, PCI_PREF_BASE_UPPER32, pmem); in pci_read_bridge_windows()
H A Dsetup-res.c182 pci_write_config_dword(dev, PCI_PREF_BASE_UPPER32, 0xffffffff); in pci_disable_bridge_window()
H A Dsetup-bus.c747 * PCI_PREF_BASE_UPPER32 was non-zero, this temporarily disables in pci_setup_bridge_mmio_pref()
771 pci_write_config_dword(bridge, PCI_PREF_BASE_UPPER32, bu); in pci_setup_bridge_mmio_pref()
/linux/include/uapi/linux/
H A Dpci_regs.h153 #define PCI_PREF_BASE_UPPER32 0x28 /* Upper half of prefetchable memory range */ macro
/linux/arch/powerpc/platforms/powermac/
H A Dpci.c1231 pci_write_config_dword(dev, PCI_PREF_BASE_UPPER32, 0); in fixup_u4_pcie()
/linux/drivers/pci/controller/
H A Dvmd.c553 writel(0xffffffff, base + PCI_PREF_BASE_UPPER32); in vmd_domain_reset()
/linux/drivers/pci/hotplug/
H A Dibmphp_pci.c977 pci_bus_write_config_dword(ibmphp_pci_bus, devfn, PCI_PREF_BASE_UPPER32, 0x00000000); in configure_bridge()
H A Dibmphp_res.c2060 pci_bus_read_config_dword(ibmphp_pci_bus, devfn, PCI_PREF_BASE_UPPER32, &upper_start); in update_bridge_ranges()