Home
last modified time | relevance | path

Searched refs:dev_priv (Results 1 – 25 of 153) sorted by relevance

1234567

/linux/drivers/gpu/drm/xe/compat-i915-headers/
H A Di915_drv.h26 #define IS_I915G(dev_priv) (dev_priv && 0) argument
27 #define IS_I915GM(dev_priv) (dev_priv && 0) argument
28 #define IS_PINEVIEW(dev_priv) (dev_priv && 0) argument
29 #define IS_IVYBRIDGE(dev_priv) (dev_priv && 0) argument
30 #define IS_VALLEYVIEW(dev_priv) (dev_priv argument
31 IS_CHERRYVIEW(dev_priv) global() argument
32 IS_HASWELL(dev_priv) global() argument
33 IS_BROADWELL(dev_priv) global() argument
34 IS_SKYLAKE(dev_priv) global() argument
35 IS_BROXTON(dev_priv) global() argument
36 IS_KABYLAKE(dev_priv) global() argument
37 IS_GEMINILAKE(dev_priv) global() argument
38 IS_COFFEELAKE(dev_priv) global() argument
39 IS_COMETLAKE(dev_priv) global() argument
40 IS_ICELAKE(dev_priv) global() argument
41 IS_JASPERLAKE(dev_priv) global() argument
42 IS_ELKHARTLAKE(dev_priv) global() argument
43 IS_TIGERLAKE(dev_priv) global() argument
44 IS_ROCKETLAKE(dev_priv) global() argument
45 IS_DG1(dev_priv) global() argument
46 IS_ALDERLAKE_S(dev_priv) global() argument
47 IS_ALDERLAKE_P(dev_priv) global() argument
49 IS_DG2(dev_priv) global() argument
50 IS_METEORLAKE(dev_priv) global() argument
51 IS_LUNARLAKE(dev_priv) global() argument
52 IS_BATTLEMAGE(dev_priv) global() argument
53 IS_PANTHERLAKE(dev_priv) global() argument
55 IS_HASWELL_ULT(dev_priv) global() argument
56 IS_BROADWELL_ULT(dev_priv) global() argument
[all...]
/linux/drivers/gpu/drm/vmwgfx/
H A Dvmwgfx_drv.c346 static void vmw_print_sm_type(struct vmw_private *dev_priv) in vmw_print_sm_type() argument
357 drm_info(&dev_priv->drm, "Available shader model: %s.\n", in vmw_print_sm_type()
358 names[dev_priv->sm_type]); in vmw_print_sm_type()
364 * @dev_priv: A device private structure.
374 static int vmw_dummy_query_bo_create(struct vmw_private *dev_priv) in vmw_dummy_query_bo_create() argument
395 ret = vmw_bo_create(dev_priv, &bo_params, &vbo); in vmw_dummy_query_bo_create()
414 dev_priv->dummy_query_bo = vbo; in vmw_dummy_query_bo_create()
419 static int vmw_device_init(struct vmw_private *dev_priv) in vmw_device_init() argument
423 dev_priv->enable_state = vmw_read(dev_priv, SVGA_REG_ENABL in vmw_device_init()
481 vmw_request_device_late(struct vmw_private * dev_priv) vmw_request_device_late() argument
507 vmw_request_device(struct vmw_private * dev_priv) vmw_request_device() argument
559 vmw_release_device_early(struct vmw_private * dev_priv) vmw_release_device_early() argument
589 vmw_release_device_late(struct vmw_private * dev_priv) vmw_release_device_late() argument
607 vmw_get_initial_size(struct vmw_private * dev_priv) vmw_get_initial_size() argument
645 vmw_dma_select_mode(struct vmw_private * dev_priv) vmw_dma_select_mode() argument
677 vmw_dma_masks(struct vmw_private * dev_priv) vmw_dma_masks() argument
692 vmw_vram_manager_init(struct vmw_private * dev_priv) vmw_vram_manager_init() argument
701 vmw_vram_manager_fini(struct vmw_private * dev_priv) vmw_vram_manager_fini() argument
817 vmw_sw_context_init(struct vmw_private * dev_priv) vmw_sw_context_init() argument
824 vmw_sw_context_fini(struct vmw_private * dev_priv) vmw_sw_context_fini() argument
833 vmw_driver_load(struct vmw_private * dev_priv,u32 pci_id) vmw_driver_load() argument
1159 struct vmw_private *dev_priv = vmw_priv(dev); vmw_driver_unload() local
1208 struct vmw_private *dev_priv = vmw_priv(dev); vmw_driver_open() local
1325 __vmw_svga_enable(struct vmw_private * dev_priv) __vmw_svga_enable() argument
1340 vmw_svga_enable(struct vmw_private * dev_priv) vmw_svga_enable() argument
1352 __vmw_svga_disable(struct vmw_private * dev_priv) __vmw_svga_disable() argument
1371 vmw_svga_disable(struct vmw_private * dev_priv) vmw_svga_disable() argument
1428 struct vmw_private *dev_priv = vmwgfx_pm_notifier() local
1458 struct vmw_private *dev_priv = vmw_priv(dev); vmw_pci_suspend() local
1497 struct vmw_private *dev_priv = vmw_priv(dev); vmw_pm_freeze() local
1539 struct vmw_private *dev_priv = vmw_priv(dev); vmw_pm_restore() local
[all...]
H A Dvmwgfx_irq.c57 struct vmw_private *dev_priv = vmw_priv(dev); in vmw_thread_fn() local
61 dev_priv->irqthread_pending)) { in vmw_thread_fn()
62 vmw_fences_update(dev_priv->fman); in vmw_thread_fn()
63 wake_up_all(&dev_priv->fence_queue); in vmw_thread_fn()
68 dev_priv->irqthread_pending)) { in vmw_thread_fn()
69 vmw_cmdbuf_irqthread(dev_priv->cman); in vmw_thread_fn()
90 struct vmw_private *dev_priv = vmw_priv(dev); in vmw_irq_handler() local
94 status = vmw_irq_status_read(dev_priv); in vmw_irq_handler()
95 masked_status = status & READ_ONCE(dev_priv->irq_mask); in vmw_irq_handler()
98 vmw_irq_status_write(dev_priv, statu in vmw_irq_handler()
120 vmw_fifo_idle(struct vmw_private * dev_priv,uint32_t seqno) vmw_fifo_idle() argument
126 vmw_seqno_passed(struct vmw_private * dev_priv,uint32_t seqno) vmw_seqno_passed() argument
153 vmw_fallback_wait(struct vmw_private * dev_priv,bool lazy,bool fifo_idle,uint32_t seqno,bool interruptible,unsigned long timeout) vmw_fallback_wait() argument
233 vmw_generic_waiter_add(struct vmw_private * dev_priv,u32 flag,int * waiter_count) vmw_generic_waiter_add() argument
249 vmw_generic_waiter_remove(struct vmw_private * dev_priv,u32 flag,int * waiter_count) vmw_generic_waiter_remove() argument
264 vmw_seqno_waiter_add(struct vmw_private * dev_priv) vmw_seqno_waiter_add() argument
270 vmw_seqno_waiter_remove(struct vmw_private * dev_priv) vmw_seqno_waiter_remove() argument
276 vmw_goal_waiter_add(struct vmw_private * dev_priv) vmw_goal_waiter_add() argument
282 vmw_goal_waiter_remove(struct vmw_private * dev_priv) vmw_goal_waiter_remove() argument
290 struct vmw_private *dev_priv = vmw_priv(dev); vmw_irq_preinstall() local
299 struct vmw_private *dev_priv = vmw_priv(dev); vmw_irq_uninstall() local
325 vmw_irq_install(struct vmw_private * dev_priv) vmw_irq_install() argument
[all...]
H A Dvmwgfx_cmd.c36 bool vmw_supports_3d(struct vmw_private *dev_priv) in vmw_supports_3d() argument
39 const struct vmw_fifo_state *fifo = dev_priv->fifo; in vmw_supports_3d()
41 if (!(dev_priv->capabilities & SVGA_CAP_3D)) in vmw_supports_3d()
44 if (dev_priv->capabilities & SVGA_CAP_GBOBJECTS) { in vmw_supports_3d()
47 if (!dev_priv->has_mob) in vmw_supports_3d()
50 result = vmw_devcap_get(dev_priv, SVGA3D_DEVCAP_3D); in vmw_supports_3d()
55 if (!(dev_priv->capabilities & SVGA_CAP_EXTENDED_FIFO)) in vmw_supports_3d()
58 BUG_ON(vmw_is_svga_v3(dev_priv)); in vmw_supports_3d()
60 fifo_min = vmw_fifo_mem_read(dev_priv, SVGA_FIFO_MIN); in vmw_supports_3d()
64 hwversion = vmw_fifo_mem_read(dev_priv, in vmw_supports_3d()
83 vmw_fifo_have_pitchlock(struct vmw_private * dev_priv) vmw_fifo_have_pitchlock() argument
97 vmw_fifo_create(struct vmw_private * dev_priv) vmw_fifo_create() argument
159 vmw_fifo_ping_host(struct vmw_private * dev_priv,uint32_t reason) vmw_fifo_ping_host() argument
167 vmw_fifo_destroy(struct vmw_private * dev_priv) vmw_fifo_destroy() argument
187 vmw_fifo_is_full(struct vmw_private * dev_priv,uint32_t bytes) vmw_fifo_is_full() argument
197 vmw_fifo_wait_noirq(struct vmw_private * dev_priv,uint32_t bytes,bool interruptible,unsigned long timeout) vmw_fifo_wait_noirq() argument
230 vmw_fifo_wait(struct vmw_private * dev_priv,uint32_t bytes,bool interruptible,unsigned long timeout) vmw_fifo_wait() argument
277 vmw_local_fifo_reserve(struct vmw_private * dev_priv,uint32_t bytes) vmw_local_fifo_reserve() argument
365 vmw_cmd_ctx_reserve(struct vmw_private * dev_priv,uint32_t bytes,int ctx_id) vmw_cmd_ctx_reserve() argument
427 vmw_local_fifo_commit(struct vmw_private * dev_priv,uint32_t bytes) vmw_local_fifo_commit() argument
472 vmw_cmd_commit(struct vmw_private * dev_priv,uint32_t bytes) vmw_cmd_commit() argument
487 vmw_cmd_commit_flush(struct vmw_private * dev_priv,uint32_t bytes) vmw_cmd_commit_flush() argument
502 vmw_cmd_flush(struct vmw_private * dev_priv,bool interruptible) vmw_cmd_flush() argument
512 vmw_cmd_send_fence(struct vmw_private * dev_priv,uint32_t * seqno) vmw_cmd_send_fence() argument
562 vmw_cmd_emit_dummy_legacy_query(struct vmw_private * dev_priv,uint32_t cid) vmw_cmd_emit_dummy_legacy_query() argument
608 vmw_cmd_emit_dummy_gb_query(struct vmw_private * dev_priv,uint32_t cid) vmw_cmd_emit_dummy_gb_query() argument
659 vmw_cmd_emit_dummy_query(struct vmw_private * dev_priv,uint32_t cid) vmw_cmd_emit_dummy_query() argument
[all...]
H A Dvmwgfx_overlay.c88 static int vmw_overlay_send_put(struct vmw_private *dev_priv, in vmw_overlay_send_put() argument
95 bool have_so = (dev_priv->active_display_unit != vmw_du_legacy); in vmw_overlay_send_put()
119 cmds = VMW_CMD_RESERVE(dev_priv, fifo_size); in vmw_overlay_send_put()
166 vmw_cmd_commit(dev_priv, fifo_size); in vmw_overlay_send_put()
177 static int vmw_overlay_send_stop(struct vmw_private *dev_priv, in vmw_overlay_send_stop() argument
189 cmds = VMW_CMD_RESERVE(dev_priv, sizeof(*cmds)); in vmw_overlay_send_stop()
193 ret = vmw_fallback_wait(dev_priv, false, true, 0, in vmw_overlay_send_stop()
208 vmw_cmd_commit(dev_priv, sizeof(*cmds)); in vmw_overlay_send_stop()
219 static int vmw_overlay_move_buffer(struct vmw_private *dev_priv, in vmw_overlay_move_buffer() argument
224 return vmw_bo_unpin(dev_priv, bu in vmw_overlay_move_buffer()
244 vmw_overlay_stop(struct vmw_private * dev_priv,uint32_t stream_id,bool pause,bool interruptible) vmw_overlay_stop() argument
291 vmw_overlay_update_stream(struct vmw_private * dev_priv,struct vmw_bo * buf,struct drm_vmw_control_stream_arg * arg,bool interruptible) vmw_overlay_update_stream() argument
357 vmw_overlay_resume_all(struct vmw_private * dev_priv) vmw_overlay_resume_all() argument
391 vmw_overlay_pause_all(struct vmw_private * dev_priv) vmw_overlay_pause_all() argument
415 vmw_overlay_available(const struct vmw_private * dev_priv) vmw_overlay_available() argument
426 struct vmw_private *dev_priv = vmw_priv(dev); vmw_overlay_ioctl() local
463 vmw_overlay_num_overlays(struct vmw_private * dev_priv) vmw_overlay_num_overlays() argument
471 vmw_overlay_num_free_overlays(struct vmw_private * dev_priv) vmw_overlay_num_free_overlays() argument
490 vmw_overlay_claim(struct vmw_private * dev_priv,uint32_t * out) vmw_overlay_claim() argument
515 vmw_overlay_unref(struct vmw_private * dev_priv,uint32_t stream_id) vmw_overlay_unref() argument
534 vmw_overlay_init(struct vmw_private * dev_priv) vmw_overlay_init() argument
558 vmw_overlay_close(struct vmw_private * dev_priv) vmw_overlay_close() argument
[all...]
H A Dvmwgfx_context.c121 static void vmw_context_cotables_unref(struct vmw_private *dev_priv, in vmw_context_cotables_unref() argument
126 u32 cotable_max = has_sm5_context(dev_priv) ? in vmw_context_cotables_unref()
144 struct vmw_private *dev_priv = res->dev_priv; in vmw_hw_context_destroy() local
153 mutex_lock(&dev_priv->cmdbuf_mutex); in vmw_hw_context_destroy()
155 mutex_lock(&dev_priv->binding_mutex); in vmw_hw_context_destroy()
158 mutex_unlock(&dev_priv->binding_mutex); in vmw_hw_context_destroy()
159 if (dev_priv->pinned_bo != NULL && in vmw_hw_context_destroy()
160 !dev_priv->query_cid_valid) in vmw_hw_context_destroy()
161 __vmw_execbuf_release_pinned_bo(dev_priv, NUL in vmw_hw_context_destroy()
180 vmw_gb_context_init(struct vmw_private * dev_priv,bool dx,struct vmw_resource * res,void (* res_free)(struct vmw_resource * res)) vmw_gb_context_init() argument
241 vmw_context_init(struct vmw_private * dev_priv,struct vmw_resource * res,void (* res_free)(struct vmw_resource * res),bool dx) vmw_context_init() argument
300 struct vmw_private *dev_priv = res->dev_priv; vmw_gb_context_create() local
344 struct vmw_private *dev_priv = res->dev_priv; vmw_gb_context_bind() local
372 struct vmw_private *dev_priv = res->dev_priv; vmw_gb_context_unbind() local
436 struct vmw_private *dev_priv = res->dev_priv; vmw_gb_context_destroy() local
467 struct vmw_private *dev_priv = res->dev_priv; vmw_dx_context_create() local
511 struct vmw_private *dev_priv = res->dev_priv; vmw_dx_context_bind() local
581 struct vmw_private *dev_priv = res->dev_priv; vmw_dx_context_unbind() local
652 struct vmw_private *dev_priv = res->dev_priv; vmw_dx_context_destroy() local
728 struct vmw_private *dev_priv = vmw_priv(dev); vmw_context_define() local
[all...]
H A Dvmwgfx_ldu.c80 static int vmw_ldu_commit_list(struct vmw_private *dev_priv) in vmw_ldu_commit_list() argument
82 struct vmw_legacy_display *lds = dev_priv->ldu_priv; in vmw_ldu_commit_list()
91 if (!(dev_priv->capabilities & SVGA_CAP_DISPLAY_TOPOLOGY)) { in vmw_ldu_commit_list()
103 return vmw_kms_write_svga(dev_priv, w, h, fb->pitches[0], in vmw_ldu_commit_list()
112 vmw_kms_write_svga(dev_priv, fb->width, fb->height, fb->pitches[0], in vmw_ldu_commit_list()
117 vmw_write(dev_priv, SVGA_REG_NUM_GUEST_DISPLAYS, in vmw_ldu_commit_list()
124 vmw_write(dev_priv, SVGA_REG_DISPLAY_ID, i); in vmw_ldu_commit_list()
125 vmw_write(dev_priv, SVGA_REG_DISPLAY_IS_PRIMARY, !i); in vmw_ldu_commit_list()
126 vmw_write(dev_priv, SVGA_REG_DISPLAY_POSITION_X, crtc->x); in vmw_ldu_commit_list()
127 vmw_write(dev_priv, SVGA_REG_DISPLAY_POSITION_ in vmw_ldu_commit_list()
147 struct vmw_private *dev_priv = vmw_priv(vfb->base.dev); vmw_ldu_fb_pin() local
171 struct vmw_private *dev_priv = vmw_priv(vfb->base.dev); vmw_ldu_fb_unpin() local
319 struct vmw_private *dev_priv; vmw_ldu_primary_plane_atomic_update() local
408 vmw_ldu_init(struct vmw_private * dev_priv,unsigned unit) vmw_ldu_init() argument
539 vmw_kms_ldu_init_display(struct vmw_private * dev_priv) vmw_kms_ldu_init_display() argument
579 vmw_kms_ldu_close_display(struct vmw_private * dev_priv) vmw_kms_ldu_close_display() argument
592 vmw_kms_ldu_do_bo_dirty(struct vmw_private * dev_priv,struct vmw_framebuffer * framebuffer,unsigned int flags,unsigned int color,struct drm_mode_rect * clips,unsigned int num_clips) vmw_kms_ldu_do_bo_dirty() argument
[all...]
H A Dvmwgfx_drv.h102 * @dev_priv: Pointer to the device private for this resource. Immutable.
103 * @id: Device id. Protected by @dev_priv::resource_lock.
121 * @lru_head: List head for the LRU list. Protected by @dev_priv::resource_lock.
123 * the @dev_priv::binding_mutex
133 struct vmw_private *dev_priv; member
324 struct vmw_private *dev_priv; member
645 static inline void vmw_write(struct vmw_private *dev_priv, in vmw_write() argument
648 if (vmw_is_svga_v3(dev_priv)) { in vmw_write()
649 iowrite32(value, dev_priv->rmmio + offset); in vmw_write()
651 spin_lock(&dev_priv in vmw_write()
658 vmw_read(struct vmw_private * dev_priv,unsigned int offset) vmw_read() argument
681 has_sm4_context(const struct vmw_private * dev_priv) has_sm4_context() argument
692 has_sm4_1_context(const struct vmw_private * dev_priv) has_sm4_1_context() argument
703 has_sm5_context(const struct vmw_private * dev_priv) has_sm5_context() argument
714 has_gl43_context(const struct vmw_private * dev_priv) has_gl43_context() argument
720 vmw_max_num_uavs(struct vmw_private * dev_priv) vmw_max_num_uavs() argument
886 vmw_fifo_caps(const struct vmw_private * dev_priv) vmw_fifo_caps() argument
900 vmw_is_cursor_bypass3_enabled(const struct vmw_private * dev_priv) vmw_is_cursor_bypass3_enabled() argument
1407 vmw_fifo_resource_inc(struct vmw_private * dev_priv) vmw_fifo_resource_inc() argument
1412 vmw_fifo_resource_dec(struct vmw_private * dev_priv) vmw_fifo_resource_dec() argument
1446 vmw_fence_read(struct vmw_private * dev_priv) vmw_fence_read() argument
1456 vmw_fence_write(struct vmw_private * dev_priv,u32 fence) vmw_fence_write() argument
[all...]
H A Dvmwgfx_execbuf.c129 static int vmw_resource_context_res_add(struct vmw_private *dev_priv,
132 static int vmw_translate_mob_ptr(struct vmw_private *dev_priv,
191 * @dev_priv: Pointer to the device private:
196 static int vmw_cmd_ctx_first_setup(struct vmw_private *dev_priv, in vmw_cmd_ctx_first_setup() argument
203 ret = vmw_resource_context_res_add(dev_priv, sw_context, res); in vmw_cmd_ctx_first_setup()
208 sw_context->staged_bindings = vmw_binding_state_alloc(dev_priv); in vmw_cmd_ctx_first_setup()
217 node->staged = vmw_binding_state_alloc(dev_priv); in vmw_cmd_ctx_first_setup()
241 * @dev_priv: Pointer to the device private struct.
250 static unsigned int vmw_execbuf_res_size(struct vmw_private *dev_priv, in vmw_execbuf_res_size() argument
254 (res_type == vmw_res_context && dev_priv in vmw_execbuf_res_size()
297 struct vmw_private *dev_priv = res->dev_priv; vmw_execbuf_res_val_add() local
416 vmw_resource_context_res_add(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,struct vmw_resource * ctx) vmw_resource_context_res_add() argument
553 vmw_cmd_invalid(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_invalid() argument
560 vmw_cmd_ok(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_ok() argument
614 vmw_cmd_res_check(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,enum vmw_res_type res_type,u32 dirty,const struct vmw_user_resource_conv * converter,uint32_t * id_loc,struct vmw_resource ** p_res) vmw_cmd_res_check() argument
692 struct vmw_private *dev_priv = ctx_res->dev_priv; vmw_rebind_all_dx_query() local
806 vmw_cmd_cid_check(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_cid_check() argument
846 vmw_cmd_set_render_target_check(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_set_render_target_check() argument
893 vmw_cmd_surface_copy_check(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_surface_copy_check() argument
913 vmw_cmd_buffer_copy_check(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_buffer_copy_check() argument
932 vmw_cmd_pred_copy_check(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_pred_copy_check() argument
951 vmw_cmd_stretch_blt_check(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_stretch_blt_check() argument
970 vmw_cmd_blt_surf_screen_check(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_blt_surf_screen_check() argument
982 vmw_cmd_present_check(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_present_check() argument
1006 vmw_query_bo_switch_prepare(struct vmw_private * dev_priv,struct vmw_bo * new_query_bo,struct vmw_sw_context * sw_context) vmw_query_bo_switch_prepare() argument
1061 vmw_query_bo_switch_commit(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context) vmw_query_bo_switch_commit() argument
1132 vmw_translate_mob_ptr(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGAMobId * id,struct vmw_bo ** vmw_bo_p) vmw_translate_mob_ptr() argument
1188 vmw_translate_guest_ptr(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGAGuestPtr * ptr,struct vmw_bo ** vmw_bo_p) vmw_translate_guest_ptr() argument
1233 vmw_cmd_dx_define_query(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_define_query() argument
1270 vmw_cmd_dx_bind_query(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_bind_query() argument
1302 vmw_cmd_begin_gb_query(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_begin_gb_query() argument
1321 vmw_cmd_begin_query(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_begin_query() argument
1354 vmw_cmd_end_gb_query(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_end_gb_query() argument
1384 vmw_cmd_end_query(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_end_query() argument
1430 vmw_cmd_wait_gb_query(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_wait_gb_query() argument
1458 vmw_cmd_wait_query(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_wait_query() argument
1495 vmw_cmd_dma(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dma() argument
1551 vmw_cmd_draw(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_draw() argument
1603 vmw_cmd_tex_state(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_tex_state() argument
1661 vmw_cmd_check_define_gmrfb(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,void * buf) vmw_cmd_check_define_gmrfb() argument
1691 vmw_cmd_res_switch_backup(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,struct vmw_resource * res,uint32_t * buf_id,unsigned long backup_offset) vmw_cmd_res_switch_backup() argument
1729 vmw_cmd_switch_backup(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,enum vmw_res_type res_type,const struct vmw_user_resource_conv * converter,uint32_t * res_id,uint32_t * buf_id,unsigned long backup_offset) vmw_cmd_switch_backup() argument
1755 vmw_cmd_bind_gb_surface(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_bind_gb_surface() argument
1774 vmw_cmd_update_gb_image(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_update_gb_image() argument
1793 vmw_cmd_update_gb_surface(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_update_gb_surface() argument
1812 vmw_cmd_readback_gb_image(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_readback_gb_image() argument
1832 vmw_cmd_readback_gb_surface(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_readback_gb_surface() argument
1852 vmw_cmd_invalidate_gb_image(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_invalidate_gb_image() argument
1872 vmw_cmd_invalidate_gb_surface(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_invalidate_gb_surface() argument
1891 vmw_cmd_shader_define(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_shader_define() argument
1931 vmw_cmd_shader_destroy(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_shader_destroy() argument
1968 vmw_cmd_set_shader(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_set_shader() argument
2049 vmw_cmd_set_shader_const(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_set_shader_const() argument
2077 vmw_cmd_bind_gb_shader(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_bind_gb_shader() argument
2098 vmw_cmd_dx_set_single_constant_buffer(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_set_single_constant_buffer() argument
2150 vmw_cmd_dx_set_constant_buffer_offset(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_set_constant_buffer_offset() argument
2187 vmw_cmd_dx_set_shader_res(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_set_shader_res() argument
2218 vmw_cmd_dx_set_shader(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_set_shader() argument
2271 vmw_cmd_dx_set_vertex_buffers(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_set_vertex_buffers() argument
2326 vmw_cmd_dx_set_index_buffer(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_set_index_buffer() argument
2365 vmw_cmd_dx_set_rendertargets(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_set_rendertargets() argument
2398 vmw_cmd_dx_clear_rendertarget_view(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_clear_rendertarget_view() argument
2420 vmw_cmd_dx_clear_depthstencil_view(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_clear_depthstencil_view() argument
2434 vmw_cmd_dx_view_define(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_view_define() argument
2491 vmw_cmd_dx_set_so_targets(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_set_so_targets() argument
2537 vmw_cmd_dx_so_define(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_so_define() argument
2575 vmw_cmd_dx_check_subresource(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_check_subresource() argument
2602 vmw_cmd_dx_cid_check(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_cid_check() argument
2625 vmw_cmd_dx_view_remove(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_view_remove() argument
2665 vmw_cmd_dx_define_shader(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_define_shader() argument
2697 vmw_cmd_dx_destroy_shader(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_destroy_shader() argument
2722 vmw_cmd_dx_bind_shader(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_bind_shader() argument
2774 vmw_cmd_dx_genmips(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_genmips() argument
2808 vmw_cmd_dx_transfer_from_buffer(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_transfer_from_buffer() argument
2834 vmw_cmd_intra_surface_copy(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_intra_surface_copy() argument
2849 vmw_cmd_sm5(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_sm5() argument
2859 vmw_cmd_sm5_view_define(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_sm5_view_define() argument
2869 vmw_cmd_sm5_view_remove(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_sm5_view_remove() argument
2879 vmw_cmd_clear_uav_uint(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_clear_uav_uint() argument
2898 vmw_cmd_clear_uav_float(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_clear_uav_float() argument
2917 vmw_cmd_set_uav(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_set_uav() argument
2949 vmw_cmd_set_cs_uav(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_set_cs_uav() argument
2981 vmw_cmd_dx_define_streamoutput(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_define_streamoutput() argument
3013 vmw_cmd_dx_destroy_streamoutput(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_destroy_streamoutput() argument
3049 vmw_cmd_dx_bind_streamoutput(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_bind_streamoutput() argument
3090 vmw_cmd_dx_set_streamoutput(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dx_set_streamoutput() argument
3146 vmw_cmd_indexed_instanced_indirect(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_indexed_instanced_indirect() argument
3163 vmw_cmd_instanced_indirect(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_instanced_indirect() argument
3180 vmw_cmd_dispatch_indirect(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,SVGA3dCmdHeader * header) vmw_cmd_dispatch_indirect() argument
3197 vmw_cmd_check_not_3d(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,void * buf,uint32_t * size) vmw_cmd_check_not_3d() argument
3646 vmw_cmd_check(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,void * buf,uint32_t * size) vmw_cmd_check() argument
3712 vmw_cmd_check_all(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,void * buf,uint32_t size) vmw_cmd_check_all() argument
3808 vmw_execbuf_fence_commands(struct drm_file * file_priv,struct vmw_private * dev_priv,struct vmw_fence_obj ** p_fence,uint32_t * p_handle) vmw_execbuf_fence_commands() argument
3861 vmw_execbuf_copy_fence_user(struct vmw_private * dev_priv,struct vmw_fpriv * vmw_fp,int ret,struct drm_vmw_fence_rep __user * user_fence_rep,struct vmw_fence_obj * fence,uint32_t fence_handle,int32_t out_fence_fd) vmw_execbuf_copy_fence_user() argument
3917 vmw_execbuf_submit_fifo(struct vmw_private * dev_priv,void * kernel_commands,u32 command_size,struct vmw_sw_context * sw_context) vmw_execbuf_submit_fifo() argument
3953 vmw_execbuf_submit_cmdbuf(struct vmw_private * dev_priv,struct vmw_cmdbuf_header * header,u32 command_size,struct vmw_sw_context * sw_context) vmw_execbuf_submit_cmdbuf() argument
3995 vmw_execbuf_cmdbuf(struct vmw_private * dev_priv,void __user * user_commands,void * kernel_commands,u32 command_size,struct vmw_cmdbuf_header ** header) vmw_execbuf_cmdbuf() argument
4031 vmw_execbuf_tie_context(struct vmw_private * dev_priv,struct vmw_sw_context * sw_context,uint32_t handle) vmw_execbuf_tie_context() argument
4071 vmw_execbuf_process(struct drm_file * file_priv,struct vmw_private * dev_priv,void __user * user_commands,void * kernel_commands,uint32_t command_size,uint64_t throttle_us,uint32_t dx_context_handle,struct drm_vmw_fence_rep __user * user_fence_rep,struct vmw_fence_obj ** out_fence,uint32_t flags) vmw_execbuf_process() argument
4313 vmw_execbuf_unpin_panic(struct vmw_private * dev_priv) vmw_execbuf_unpin_panic() argument
4349 __vmw_execbuf_release_pinned_bo(struct vmw_private * dev_priv,struct vmw_fence_obj * fence) __vmw_execbuf_release_pinned_bo() argument
4428 vmw_execbuf_release_pinned_bo(struct vmw_private * dev_priv) vmw_execbuf_release_pinned_bo() argument
4439 struct vmw_private *dev_priv = vmw_priv(dev); vmw_execbuf_ioctl() local
[all...]
H A Dvmwgfx_ioctl.c39 struct vmw_private *dev_priv = vmw_priv(dev); in vmw_getparam_ioctl() local
46 param->value = vmw_overlay_num_overlays(dev_priv); in vmw_getparam_ioctl()
49 param->value = vmw_overlay_num_free_overlays(dev_priv); in vmw_getparam_ioctl()
52 param->value = vmw_supports_3d(dev_priv) ? 1 : 0; in vmw_getparam_ioctl()
55 param->value = dev_priv->capabilities; in vmw_getparam_ioctl()
58 param->value = dev_priv->capabilities2; in vmw_getparam_ioctl()
61 param->value = vmw_fifo_caps(dev_priv); in vmw_getparam_ioctl()
64 param->value = dev_priv->max_primary_mem; in vmw_getparam_ioctl()
68 if ((dev_priv->capabilities & SVGA_CAP_GBOBJECTS)) in vmw_getparam_ioctl()
72 dev_priv, in vmw_getparam_ioctl()
128 struct vmw_private *dev_priv = vmw_priv(dev); vmw_get_cap_3d_ioctl() local
175 struct vmw_private *dev_priv = vmw_priv(dev); vmw_present_ioctl() local
251 struct vmw_private *dev_priv = vmw_priv(dev); vmw_present_readback_ioctl() local
[all...]
H A Dvmwgfx_streamoutput.c93 struct vmw_private *dev_priv = res->dev_priv; in vmw_dx_streamoutput_unscrub() local
102 cmd = VMW_CMD_CTX_RESERVE(dev_priv, sizeof(*cmd), so->ctx->id); in vmw_dx_streamoutput_unscrub()
112 vmw_cmd_commit(dev_priv, sizeof(*cmd)); in vmw_dx_streamoutput_unscrub()
121 struct vmw_private *dev_priv = res->dev_priv; in vmw_dx_streamoutput_create() local
128 mutex_lock(&dev_priv->binding_mutex); in vmw_dx_streamoutput_create()
130 mutex_unlock(&dev_priv->binding_mutex); in vmw_dx_streamoutput_create()
141 struct vmw_private *dev_priv = res->dev_priv; in vmw_dx_streamoutput_bind() local
163 struct vmw_private *dev_priv = res->dev_priv; vmw_dx_streamoutput_scrub() local
196 struct vmw_private *dev_priv = res->dev_priv; vmw_dx_streamoutput_unbind() local
222 struct vmw_private *dev_priv = res->dev_priv; vmw_dx_streamoutput_commit_notify() local
284 struct vmw_private *dev_priv = ctx->dev_priv; vmw_dx_streamoutput_add() local
355 vmw_dx_streamoutput_cotable_list_scrub(struct vmw_private * dev_priv,struct list_head * list,bool readback) vmw_dx_streamoutput_cotable_list_scrub() argument
[all...]
H A Dvmwgfx_resource.c104 struct vmw_private *dev_priv = res->dev_priv; in vmw_resource_release_id() local
105 struct idr *idr = &dev_priv->res_idr[res->func->res_type]; in vmw_resource_release_id()
107 spin_lock(&dev_priv->resource_lock); in vmw_resource_release_id()
111 spin_unlock(&dev_priv->resource_lock); in vmw_resource_release_id()
118 struct vmw_private *dev_priv = res->dev_priv; in vmw_resource_release() local
121 struct idr *idr = &dev_priv->res_idr[res->func->res_type]; in vmw_resource_release()
123 spin_lock(&dev_priv->resource_lock); in vmw_resource_release()
125 spin_unlock(&dev_priv in vmw_resource_release()
187 struct vmw_private *dev_priv = res->dev_priv; vmw_resource_alloc_id() local
215 vmw_resource_init(struct vmw_private * dev_priv,struct vmw_resource * res,bool delay_id,void (* res_free)(struct vmw_resource * res),const struct vmw_res_func * func) vmw_resource_init() argument
257 vmw_user_resource_lookup_handle(struct vmw_private * dev_priv,struct ttm_object_file * tfile,uint32_t handle,const struct vmw_user_resource_conv * converter,struct vmw_resource ** p_res) vmw_user_resource_lookup_handle() argument
292 vmw_user_object_lookup(struct vmw_private * dev_priv,struct drm_file * filp,u32 handle,struct vmw_user_object * uo) vmw_user_object_lookup() argument
459 struct vmw_private *dev_priv = res->dev_priv; vmw_resource_unreserve() local
582 struct vmw_private *dev_priv = res->dev_priv; vmw_resource_reserve() local
686 struct vmw_private *dev_priv = res->dev_priv; vmw_resource_validate() local
796 struct vmw_private *dev_priv; vmw_query_readback_all() local
844 struct vmw_private *dev_priv = vmw_priv_from_ttm(bdev); vmw_query_move_notify() local
894 vmw_resource_evict_type(struct vmw_private * dev_priv,enum vmw_res_type type) vmw_resource_evict_type() argument
944 vmw_resource_evict_all(struct vmw_private * dev_priv) vmw_resource_evict_all() argument
969 struct vmw_private *dev_priv = res->dev_priv; vmw_resource_pin() local
1029 struct vmw_private *dev_priv = res->dev_priv; vmw_resource_unpin() local
[all...]
H A Dvmwgfx_shader.c157 static int vmw_gb_shader_init(struct vmw_private *dev_priv, in vmw_gb_shader_init() argument
170 ret = vmw_resource_init(dev_priv, res, true, res_free, in vmw_gb_shader_init()
201 struct vmw_private *dev_priv = res->dev_priv; in vmw_gb_shader_create() local
223 cmd = VMW_CMD_RESERVE(dev_priv, sizeof(*cmd)); in vmw_gb_shader_create()
234 vmw_cmd_commit(dev_priv, sizeof(*cmd)); in vmw_gb_shader_create()
235 vmw_fifo_resource_inc(dev_priv); in vmw_gb_shader_create()
248 struct vmw_private *dev_priv = res->dev_priv; in vmw_gb_shader_bind() local
257 cmd = VMW_CMD_RESERVE(dev_priv, sizeo in vmw_gb_shader_bind()
276 struct vmw_private *dev_priv = res->dev_priv; vmw_gb_shader_unbind() local
313 struct vmw_private *dev_priv = res->dev_priv; vmw_gb_shader_destroy() local
358 struct vmw_private *dev_priv = res->dev_priv; vmw_dx_shader_commit_notify() local
386 struct vmw_private *dev_priv = res->dev_priv; vmw_dx_shader_unscrub() local
422 struct vmw_private *dev_priv = res->dev_priv; vmw_dx_shader_create() local
448 struct vmw_private *dev_priv = res->dev_priv; vmw_dx_shader_bind() local
472 struct vmw_private *dev_priv = res->dev_priv; vmw_dx_shader_scrub() local
510 struct vmw_private *dev_priv = res->dev_priv; vmw_dx_shader_unbind() local
544 vmw_dx_shader_cotable_list_scrub(struct vmw_private * dev_priv,struct list_head * list,bool readback) vmw_dx_shader_cotable_list_scrub() argument
592 struct vmw_private *dev_priv = ctx->dev_priv; vmw_dx_shader_add() local
685 vmw_user_shader_alloc(struct vmw_private * dev_priv,struct vmw_bo * buffer,size_t shader_size,size_t offset,SVGA3dShaderType shader_type,uint8_t num_input_sig,uint8_t num_output_sig,struct ttm_object_file * tfile,u32 * handle) vmw_user_shader_alloc() argument
739 vmw_shader_alloc(struct vmw_private * dev_priv,struct vmw_bo * buffer,size_t shader_size,size_t offset,SVGA3dShaderType shader_type) vmw_shader_alloc() argument
775 struct vmw_private *dev_priv = vmw_priv(dev); vmw_shader_define() local
881 vmw_compat_shader_add(struct vmw_private * dev_priv,struct vmw_cmdbuf_res_manager * man,u32 user_key,const void * bytecode,SVGA3dShaderType shader_type,size_t size,struct list_head * list) vmw_compat_shader_add() argument
[all...]
/linux/drivers/gpu/drm/i915/
H A Di915_driver.c118 static int i915_workqueues_init(struct drm_i915_private *dev_priv) in i915_workqueues_init() argument
134 dev_priv->wq = alloc_ordered_workqueue("i915", 0); in i915_workqueues_init()
135 if (dev_priv->wq == NULL) in i915_workqueues_init()
144 dev_priv->unordered_wq = alloc_workqueue("i915-unordered", 0, 0); in i915_workqueues_init()
145 if (dev_priv->unordered_wq == NULL) in i915_workqueues_init()
151 destroy_workqueue(dev_priv->wq); in i915_workqueues_init()
153 drm_err(&dev_priv->drm, "Failed to allocate workqueues.\n"); in i915_workqueues_init()
158 static void i915_workqueues_cleanup(struct drm_i915_private *dev_priv) in i915_workqueues_cleanup() argument
160 destroy_workqueue(dev_priv->unordered_wq); in i915_workqueues_cleanup()
161 destroy_workqueue(dev_priv in i915_workqueues_cleanup()
174 intel_detect_preproduction_hw(struct drm_i915_private * dev_priv) intel_detect_preproduction_hw() argument
218 i915_driver_early_probe(struct drm_i915_private * dev_priv) i915_driver_early_probe() argument
281 i915_driver_late_release(struct drm_i915_private * dev_priv) i915_driver_late_release() argument
311 i915_driver_mmio_probe(struct drm_i915_private * dev_priv) i915_driver_mmio_probe() argument
362 i915_driver_mmio_release(struct drm_i915_private * dev_priv) i915_driver_mmio_release() argument
458 i915_driver_hw_probe(struct drm_i915_private * dev_priv) i915_driver_hw_probe() argument
599 i915_driver_hw_remove(struct drm_i915_private * dev_priv) i915_driver_hw_remove() argument
619 i915_driver_register(struct drm_i915_private * dev_priv) i915_driver_register() argument
670 i915_driver_unregister(struct drm_i915_private * dev_priv) i915_driver_unregister() argument
706 i915_welcome_messages(struct drm_i915_private * dev_priv) i915_welcome_messages() argument
921 struct drm_i915_private *dev_priv = to_i915(dev); i915_driver_release() local
1019 suspend_to_idle(struct drm_i915_private * dev_priv) suspend_to_idle() argument
1052 struct drm_i915_private *dev_priv = to_i915(dev); i915_drm_suspend() local
1102 struct drm_i915_private *dev_priv = to_i915(dev); i915_drm_suspend_late() local
1174 struct drm_i915_private *dev_priv = to_i915(dev); i915_drm_resume() local
1259 struct drm_i915_private *dev_priv = to_i915(dev); i915_drm_resume_early() local
1491 struct drm_i915_private *dev_priv = kdev_to_i915(kdev); intel_runtime_suspend() local
1590 struct drm_i915_private *dev_priv = kdev_to_i915(kdev); intel_runtime_resume() local
[all...]
H A Dintel_gvt.c52 static bool is_supported_device(struct drm_i915_private *dev_priv) in is_supported_device() argument
54 if (IS_BROADWELL(dev_priv)) in is_supported_device()
56 if (IS_SKYLAKE(dev_priv)) in is_supported_device()
58 if (IS_KABYLAKE(dev_priv)) in is_supported_device()
60 if (IS_BROXTON(dev_priv)) in is_supported_device()
62 if (IS_COFFEELAKE(dev_priv)) in is_supported_device()
64 if (IS_COMETLAKE(dev_priv)) in is_supported_device()
70 static void free_initial_hw_state(struct drm_i915_private *dev_priv) in free_initial_hw_state() argument
72 struct i915_virtual_gpu *vgpu = &dev_priv->vgpu; in free_initial_hw_state()
84 struct drm_i915_private *dev_priv in save_mmio() local
104 save_initial_hw_state(struct drm_i915_private * dev_priv) save_initial_hw_state() argument
149 intel_gvt_init_device(struct drm_i915_private * dev_priv) intel_gvt_init_device() argument
183 intel_gvt_clean_device(struct drm_i915_private * dev_priv) intel_gvt_clean_device() argument
192 struct drm_i915_private *dev_priv; intel_gvt_set_ops() local
211 struct drm_i915_private *dev_priv; intel_gvt_clear_ops() local
237 intel_gvt_init(struct drm_i915_private * dev_priv) intel_gvt_init() argument
259 intel_gvt_driver_remove(struct drm_i915_private * dev_priv) intel_gvt_driver_remove() argument
275 intel_gvt_resume(struct drm_i915_private * dev_priv) intel_gvt_resume() argument
[all...]
H A Di915_vgpu.c57 * @dev_priv: i915 device private
62 void intel_vgpu_detect(struct drm_i915_private *dev_priv) in intel_vgpu_detect() argument
64 struct pci_dev *pdev = to_pci_dev(dev_priv->drm.dev); in intel_vgpu_detect()
77 if (GRAPHICS_VER(dev_priv) < 6) in intel_vgpu_detect()
82 drm_err(&dev_priv->drm, in intel_vgpu_detect()
93 drm_info(&dev_priv->drm, "VGT interface version mismatch!\n"); in intel_vgpu_detect()
97 dev_priv->vgpu.caps = readl(shared_area + vgtif_offset(vgt_caps)); in intel_vgpu_detect()
99 dev_priv->vgpu.active = true; in intel_vgpu_detect()
100 mutex_init(&dev_priv->vgpu.lock); in intel_vgpu_detect()
101 drm_info(&dev_priv in intel_vgpu_detect()
117 intel_vgpu_active(struct drm_i915_private * dev_priv) intel_vgpu_active() argument
122 intel_vgpu_has_full_ppgtt(struct drm_i915_private * dev_priv) intel_vgpu_has_full_ppgtt() argument
127 intel_vgpu_has_hwsp_emulation(struct drm_i915_private * dev_priv) intel_vgpu_has_hwsp_emulation() argument
132 intel_vgpu_has_huge_gtt(struct drm_i915_private * dev_priv) intel_vgpu_has_huge_gtt() argument
151 struct drm_i915_private *dev_priv = ggtt->vm.i915; vgt_deballoon_space() local
174 struct drm_i915_private *dev_priv = ggtt->vm.i915; intel_vgt_deballoon() local
190 struct drm_i915_private *dev_priv = ggtt->vm.i915; vgt_balloon_space() local
255 struct drm_i915_private *dev_priv = ggtt->vm.i915; intel_vgt_balloon() local
[all...]
H A Dintel_gvt_mmio_table.c64 struct drm_i915_private *dev_priv = iter->i915; in iterate_generic_mmio() local
136 MMIO_D(PIPEDSL(dev_priv, PIPE_A)); in iterate_generic_mmio()
137 MMIO_D(PIPEDSL(dev_priv, PIPE_B)); in iterate_generic_mmio()
138 MMIO_D(PIPEDSL(dev_priv, PIPE_C)); in iterate_generic_mmio()
139 MMIO_D(PIPEDSL(dev_priv, _PIPE_EDP)); in iterate_generic_mmio()
140 MMIO_D(TRANSCONF(dev_priv, TRANSCODER_A)); in iterate_generic_mmio()
141 MMIO_D(TRANSCONF(dev_priv, TRANSCODER_B)); in iterate_generic_mmio()
142 MMIO_D(TRANSCONF(dev_priv, TRANSCODER_C)); in iterate_generic_mmio()
143 MMIO_D(TRANSCONF(dev_priv, TRANSCODER_EDP)); in iterate_generic_mmio()
144 MMIO_D(PIPESTAT(dev_priv, PIPE_ in iterate_generic_mmio()
742 struct drm_i915_private *dev_priv = iter->i915; iterate_bdw_plus_mmio() local
914 struct drm_i915_private *dev_priv = iter->i915; iterate_skl_plus_mmio() local
1113 struct drm_i915_private *dev_priv = iter->i915; iterate_bxt_mmio() local
[all...]
/linux/drivers/gpu/drm/gma500/
H A Dpsb_drv.c99 * @dev_priv: our PSB DRM device
103 static void psb_spank(struct drm_psb_private *dev_priv) in psb_spank() argument
124 PSB_WSGX32(dev_priv->gtt.gatt_start, PSB_CR_BIF_TWOD_REQ_BASE); in psb_spank()
129 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in psb_do_init() local
130 struct psb_gtt *pg = &dev_priv->gtt; in psb_do_init()
143 dev_priv->gatt_free_offset = pg->mmu_gatt_start + in psb_do_init()
146 spin_lock_init(&dev_priv->irqmask_lock); in psb_do_init()
157 psb_spank(dev_priv); in psb_do_init()
168 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in psb_driver_unload() local
177 if (dev_priv in psb_driver_unload()
235 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); psb_driver_load() local
452 struct drm_psb_private *dev_priv; psb_pci_probe() local
[all...]
H A Dbacklight.c22 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in gma_backlight_enable() local
24 dev_priv->backlight_enabled = true; in gma_backlight_enable()
25 dev_priv->ops->backlight_set(dev, dev_priv->backlight_level); in gma_backlight_enable()
30 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in gma_backlight_disable() local
32 dev_priv->backlight_enabled = false; in gma_backlight_disable()
33 dev_priv->ops->backlight_set(dev, 0); in gma_backlight_disable()
38 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in gma_backlight_set() local
40 dev_priv->backlight_level = v; in gma_backlight_set()
41 if (dev_priv in gma_backlight_set()
48 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); gma_backlight_get_brightness() local
76 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); gma_backlight_init() local
112 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); gma_backlight_exit() local
[all...]
H A Dmid_bios.c21 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in mid_get_fuse_settings() local
48 dev_priv->iLVDS_enable = fuse_value & FB_MIPI_DISABLE; in mid_get_fuse_settings()
51 dev_priv->iLVDS_enable ? "LVDS display" : "MIPI display"); in mid_get_fuse_settings()
54 if (dev_priv->iLVDS_enable) { in mid_get_fuse_settings()
55 dev_priv->is_lvds_on = true; in mid_get_fuse_settings()
56 dev_priv->is_mipi_on = false; in mid_get_fuse_settings()
58 dev_priv->is_mipi_on = true; in mid_get_fuse_settings()
59 dev_priv->is_lvds_on = false; in mid_get_fuse_settings()
62 dev_priv->video_device_fuse = fuse_value; in mid_get_fuse_settings()
70 dev_priv in mid_get_fuse_settings()
94 mid_get_pci_revID(struct drm_psb_private * dev_priv) mid_get_pci_revID() argument
162 mid_get_vbt_data_r0(struct drm_psb_private * dev_priv,u32 addr) mid_get_vbt_data_r0() argument
190 mid_get_vbt_data_r1(struct drm_psb_private * dev_priv,u32 addr) mid_get_vbt_data_r1() argument
218 mid_get_vbt_data_r10(struct drm_psb_private * dev_priv,u32 addr) mid_get_vbt_data_r10() argument
270 mid_get_vbt_data(struct drm_psb_private * dev_priv) mid_get_vbt_data() argument
332 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); mid_chip_setup() local
[all...]
H A Dpower.c48 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in gma_power_init() local
51 dev_priv->apm_base = dev_priv->apm_reg & 0xffff; in gma_power_init()
52 dev_priv->ospm_base &= 0xffff; in gma_power_init()
54 if (dev_priv->ops->init_pm) in gma_power_init()
55 dev_priv->ops->init_pm(dev); in gma_power_init()
70 dev_priv->pm_initialized = true; in gma_power_init()
81 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in gma_power_uninit() local
83 if (!dev_priv->pm_initialized) in gma_power_uninit()
97 struct drm_psb_private *dev_priv in gma_suspend_display() local
113 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); gma_resume_display() local
137 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); gma_suspend_pci() local
160 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); gma_resume_pci() local
[all...]
H A Dgtt.c128 static int psb_gtt_enable(struct drm_psb_private *dev_priv) in psb_gtt_enable() argument
130 struct drm_device *dev = &dev_priv->dev; in psb_gtt_enable()
134 ret = pci_read_config_word(pdev, PSB_GMCH_CTRL, &dev_priv->gmch_ctrl); in psb_gtt_enable()
137 ret = pci_write_config_word(pdev, PSB_GMCH_CTRL, dev_priv->gmch_ctrl | _PSB_GMCH_ENABLED); in psb_gtt_enable()
141 dev_priv->pge_ctl = PSB_RVDC32(PSB_PGETBL_CTL); in psb_gtt_enable()
142 PSB_WVDC32(dev_priv->pge_ctl | _PSB_PGETBL_ENABLED, PSB_PGETBL_CTL); in psb_gtt_enable()
149 static void psb_gtt_disable(struct drm_psb_private *dev_priv) in psb_gtt_disable() argument
151 struct drm_device *dev = &dev_priv->dev; in psb_gtt_disable()
154 pci_write_config_word(pdev, PSB_GMCH_CTRL, dev_priv->gmch_ctrl); in psb_gtt_disable()
155 PSB_WVDC32(dev_priv in psb_gtt_disable()
162 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); psb_gtt_fini() local
185 psb_gtt_init_ranges(struct drm_psb_private * dev_priv) psb_gtt_init_ranges() argument
257 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); psb_gtt_init() local
289 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); psb_gtt_resume() local
[all...]
H A Dintel_gmbus.c55 #define GMBUS_REG_READ(reg) ioread32(dev_priv->gmbus_reg + (reg))
56 #define GMBUS_REG_WRITE(reg, val) iowrite32((val), dev_priv->gmbus_reg + (reg))
71 struct drm_psb_private *dev_priv; member
78 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in gma_intel_i2c_reset() local
82 static void intel_i2c_quirk_set(struct drm_psb_private *dev_priv, bool enable) in intel_i2c_quirk_set() argument
89 if (!IS_PINEVIEW(dev_priv->dev)) in intel_i2c_quirk_set()
105 struct drm_psb_private *dev_priv = gpio->dev_priv; in get_reserved() local
119 struct drm_psb_private *dev_priv = gpio->dev_priv; in get_clock() local
129 struct drm_psb_private *dev_priv = gpio->dev_priv; get_data() local
139 struct drm_psb_private *dev_priv = gpio->dev_priv; set_clock() local
156 struct drm_psb_private *dev_priv = gpio->dev_priv; set_data() local
171 intel_gpio_create(struct drm_psb_private * dev_priv,u32 pin) intel_gpio_create() argument
219 intel_i2c_quirk_xfer(struct drm_psb_private * dev_priv,struct i2c_adapter * adapter,struct i2c_msg * msgs,int num) intel_i2c_quirk_xfer() argument
253 struct drm_psb_private *dev_priv = adapter->algo_data; gmbus_xfer() local
397 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); gma_intel_setup_gmbus() local
467 struct drm_psb_private *dev_priv = adapter->algo_data; gma_intel_gmbus_force_bit() local
482 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); gma_intel_teardown_gmbus() local
[all...]
H A Dgem.c32 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in psb_gem_pin() local
33 u32 gpu_base = dev_priv->gtt.gatt_start; in psb_gem_pin()
55 psb_gtt_insert_pages(dev_priv, &pobj->resource, pages); in psb_gem_pin()
56 psb_mmu_insert_pages(psb_mmu_get_default_pd(dev_priv->mmu), pages, in psb_gem_pin()
77 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in psb_gem_unpin() local
78 u32 gpu_base = dev_priv->gtt.gatt_start; in psb_gem_unpin()
95 psb_mmu_remove_pages(psb_mmu_get_default_pd(dev_priv->mmu), in psb_gem_unpin()
97 psb_gtt_remove_pages(dev_priv, &pobj->resource); in psb_gem_unpin()
141 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); in psb_gem_create() local
155 ret = psb_gtt_allocate_resource(dev_priv, in psb_gem_create()
264 struct drm_psb_private *dev_priv; psb_gem_fault() local
332 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); psb_gem_mm_init() local
371 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); psb_gem_mm_fini() local
407 struct drm_psb_private *dev_priv = to_drm_psb_private(dev); psb_gem_mm_resume() local
[all...]
/linux/drivers/gpu/drm/i915/display/
H A Di9xx_plane_regs.h12 #define DSPADDR_VLV(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPAADDR_VLV) argument
15 #define DSPCNTR(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPACNTR) argument
49 #define DSPADDR(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPAADDR) argument
52 #define DSPLINOFF(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPALINOFF) argument
55 #define DSPSTRIDE(dev_priv, plane) _MMIO_PIPE2(dev_priv, plan argument
58 DSPPOS(dev_priv,plane) global() argument
65 DSPSIZE(dev_priv,plane) global() argument
72 DSPSURF(dev_priv,plane) global() argument
76 DSPTILEOFF(dev_priv,plane) global() argument
83 DSPOFFSET(dev_priv,plane) global() argument
86 DSPSURFLIVE(dev_priv,plane) global() argument
89 DSPGAMC(dev_priv,plane,i) global() argument
93 PRIMPOS(dev_priv,plane) global() argument
100 PRIMSIZE(dev_priv,plane) global() argument
107 PRIMCNSTALPHA(dev_priv,plane) global() argument
[all...]

1234567