Home
last modified time | relevance | path

Searched refs:phy_clear_bits (Results 1 – 15 of 15) sorted by relevance

/linux/drivers/net/phy/
H A Dnxp-cbtx.c40 ret = phy_clear_bits(phydev, CBTX_PDOWN_CTRL, in cbtx_soft_reset()
92 ret = phy_clear_bits(phydev, CBTX_MODE_CTRL_STAT, in cbtx_mdix_config()
97 return phy_clear_bits(phydev, CBTX_MODE_CTRL_STAT, in cbtx_mdix_config()
100 ret = phy_clear_bits(phydev, CBTX_MODE_CTRL_STAT, in cbtx_mdix_config()
H A Dadin.c374 return phy_clear_bits(phydev, ADIN1300_PHY_CTRL2, in adin_set_downshift()
418 return phy_clear_bits(phydev, ADIN1300_PHY_CTRL_STATUS2, in adin_set_edpd()
597 err = phy_clear_bits(phydev, ADIN1300_INT_MASK_REG, in adin_phy_config_intr()
728 ret = phy_clear_bits(phydev, ADIN1300_PHY_CTRL1, ADIN1300_DIAG_CLK_EN); in adin_config_aneg()
908 ret = phy_clear_bits(phydev, ADIN1300_PHY_CTRL3, ADIN1300_LINKING_EN); in adin_cable_test_start()
912 ret = phy_clear_bits(phydev, ADIN1300_PHY_CTRL1, ADIN1300_DIAG_CLK_EN); in adin_cable_test_start()
H A Dnxp-tja11xx.c143 return phy_clear_bits(phydev, MII_ECTRL, MII_ECTRL_LINK_CONTROL); in tja11xx_disable_link_control()
162 ret = phy_clear_bits(phydev, MII_ECTRL, MII_ECTRL_WAKE_REQUEST); in tja11xx_wakeup()
351 ret = phy_clear_bits(phydev, MII_CFG1, MII_CFG1_SLEEP_CONFIRM); in tja11xx_config_init()
727 ret = phy_clear_bits(phydev, MII_COMMCFG, MII_COMMCFG_AUTO_OP); in tja11xx_cable_test_start()
H A Dmxl-gpy.c803 ret = phy_clear_bits(phydev, PHY_IMASK, PHY_IMASK_WOL); in gpy_set_wol()
830 return phy_clear_bits(phydev, PHY_IMASK, PHY_IMASK_LSTC); in gpy_set_wol()
1044 return phy_clear_bits(phydev, PHY_LED, PHY_LED_POLARITY(index)); in gpy_led_polarity_set()
H A Dbroadcom.c191 rc = phy_clear_bits(phydev, MII_BMCR, BMCR_PDOWN); in bcm54616s_config_init()
202 return phy_clear_bits(phydev, MII_BMCR, BMCR_PDOWN); in bcm54616s_config_init()
H A Dintel-xway.c530 return phy_clear_bits(phydev, XWAY_MDIO_LED, XWAY_GPHY_LED_INV(index)); in xway_gphy_led_polarity_set()
H A Dsmsc.c97 return phy_clear_bits(phydev, MII_LAN83C185_CTRL_STATUS, in smsc_phy_config_edpd()
H A Dmarvell.c1098 err = phy_clear_bits(phydev, MII_M1111_PHY_EXT_CR, in m88e1111_set_downshift()
1162 err = phy_clear_bits(phydev, MII_M1011_PHY_SCR, in m88e1011_set_downshift()
1556 return phy_clear_bits(phydev, MII_88E1540_COPPER_CTRL3, in m88e1540_set_fld()
2379 ret = phy_clear_bits(phydev, MII_BMCR, BMCR_ANENABLE); in marvell_cable_test_start_common()
H A Ddp83869.c456 return phy_clear_bits(phydev, DP83869_CFG2, in dp83869_set_downshift()
H A Ddp83867.c438 return phy_clear_bits(phydev, DP83867_CFG2, in dp83867_set_downshift()
H A Dmicrel.c829 phy_clear_bits(phydev, MII_KSZPHY_OMSO, KSZPHY_OMSO_FACTORY_TEST); in ksz8081_config_init()
1955 ret = phy_clear_bits(phydev, MII_KSZPHY_CTRL, in ksz886x_config_aneg()
2731 return phy_clear_bits(phydev, MII_BMCR, BMCR_ANENABLE | BMCR_SPEED100); in ksz886x_cable_test_start()
H A Dphy_device.c2822 return phy_clear_bits(phydev, MII_BMCR, BMCR_PDOWN); in genphy_resume()
/linux/drivers/net/ethernet/realtek/
H A Dr8169_phy_config.c497 phy_clear_bits(phydev, 0x03, 0xe000); in rtl8168d_1_hw_phy_config()
518 phy_clear_bits(phydev, 0x03, 0xe000); in rtl8168d_2_hw_phy_config()
715 phy_clear_bits(phydev, 0x19, BIT(0)); in rtl8411_hw_phy_config()
716 phy_clear_bits(phydev, 0x10, BIT(10)); in rtl8411_hw_phy_config()
/linux/drivers/net/phy/mediatek/
H A Dmtk-ge-soc.c1470 return phy_clear_bits(phydev, MII_BMCR, BMCR_PDOWN); in an7583_phy_config_init()
/linux/include/linux/
H A Dphy.h1900 static inline int phy_clear_bits(struct phy_device *phydev, u32 regnum, u16 val) in phy_clear_bits() function