| /linux/drivers/char/xilinx_hwicap/ |
| H A D | buffer_icap.c | 90 return in_be32(drvdata->base_address + XHI_STATUS_REG_OFFSET); in buffer_icap_get_status() 101 static inline u32 buffer_icap_get_bram(void __iomem *base_address, in buffer_icap_get_bram() argument 104 return in_be32(base_address + (offset << 2)); in buffer_icap_get_bram() 115 static inline bool buffer_icap_busy(void __iomem *base_address) in buffer_icap_busy() argument 117 u32 status = in_be32(base_address + XHI_STATUS_REG_OFFSET); in buffer_icap_busy() 129 static inline void buffer_icap_set_size(void __iomem *base_address, in buffer_icap_set_size() argument 132 out_be32(base_address + XHI_SIZE_REG_OFFSET, data); in buffer_icap_set_size() 143 static inline void buffer_icap_set_offset(void __iomem *base_address, in buffer_icap_set_offset() argument 146 out_be32(base_address + XHI_BRAM_OFFSET_REG_OFFSET, data); in buffer_icap_set_offset() 159 static inline void buffer_icap_set_rnc(void __iomem *base_address, in buffer_icap_set_rnc() argument [all …]
|
| H A D | fifo_icap.c | 97 out_be32(drvdata->base_address + XHI_WF_OFFSET, data); in fifo_icap_fifo_write() 110 u32 data = in_be32(drvdata->base_address + XHI_RF_OFFSET); in fifo_icap_fifo_read() 123 out_be32(drvdata->base_address + XHI_SZ_OFFSET, data); in fifo_icap_set_read_size() 132 out_be32(drvdata->base_address + XHI_CR_OFFSET, XHI_CR_WRITE_MASK); in fifo_icap_start_config() 142 out_be32(drvdata->base_address + XHI_CR_OFFSET, XHI_CR_READ_MASK); in fifo_icap_start_readback() 166 u32 status = in_be32(drvdata->base_address + XHI_SR_OFFSET); in fifo_icap_get_status() 180 u32 status = in_be32(drvdata->base_address + XHI_SR_OFFSET); in fifo_icap_busy() 193 return in_be32(drvdata->base_address + XHI_WFV_OFFSET); in fifo_icap_write_fifo_vacancy() 205 return in_be32(drvdata->base_address + XHI_RFO_OFFSET); in fifo_icap_read_fifo_occupancy() 375 reg_data = in_be32(drvdata->base_address + XHI_CR_OFFSET); in fifo_icap_reset() [all …]
|
| /linux/drivers/misc/ibmasm/ |
| H A D | lowlevel.h | 41 static inline int sp_interrupt_pending(void __iomem *base_address) in sp_interrupt_pending() argument 43 return SP_INTR_MASK & readl(base_address + INTR_STATUS_REGISTER); in sp_interrupt_pending() 46 static inline int uart_interrupt_pending(void __iomem *base_address) in uart_interrupt_pending() argument 48 return UART_INTR_MASK & readl(base_address + INTR_STATUS_REGISTER); in uart_interrupt_pending() 51 static inline void ibmasm_enable_interrupts(void __iomem *base_address, int mask) in ibmasm_enable_interrupts() argument 53 void __iomem *ctrl_reg = base_address + INTR_CONTROL_REGISTER; in ibmasm_enable_interrupts() 57 static inline void ibmasm_disable_interrupts(void __iomem *base_address, int mask) in ibmasm_disable_interrupts() argument 59 void __iomem *ctrl_reg = base_address + INTR_CONTROL_REGISTER; in ibmasm_disable_interrupts() 63 static inline void enable_sp_interrupts(void __iomem *base_address) in enable_sp_interrupts() argument 65 ibmasm_enable_interrupts(base_address, SP_INTR_MASK); in enable_sp_interrupts() [all …]
|
| H A D | lowlevel.c | 26 mfa = get_mfa_inbound(sp->base_address); in ibmasm_send_i2o_message() 33 message = get_i2o_message(sp->base_address, mfa); in ibmasm_send_i2o_message() 38 set_mfa_inbound(sp->base_address, mfa); in ibmasm_send_i2o_message() 47 void __iomem *base_address = sp->base_address; in ibmasm_interrupt_handler() local 50 if (!sp_interrupt_pending(base_address)) in ibmasm_interrupt_handler() 60 mfa = get_mfa_outbound(base_address); in ibmasm_interrupt_handler() 62 struct i2o_message *msg = get_i2o_message(base_address, mfa); in ibmasm_interrupt_handler() 67 set_mfa_outbound(base_address, mfa); in ibmasm_interrupt_handler()
|
| H A D | module.c | 96 sp->base_address = pci_ioremap_bar(pdev, 0); in ibmasm_init_one() 97 if (!sp->base_address) { in ibmasm_init_one() 109 enable_sp_interrupts(sp->base_address); in ibmasm_init_one() 136 disable_sp_interrupts(sp->base_address); in ibmasm_init_one() 139 iounmap(sp->base_address); in ibmasm_init_one() 166 disable_sp_interrupts(sp->base_address); in ibmasm_remove_one() 171 iounmap(sp->base_address); in ibmasm_remove_one()
|
| H A D | uart.c | 25 iomem_base = sp->base_address + SCOUT_COM_B_BASE; in ibmasm_register_uart() 48 enable_uart_interrupts(sp->base_address); in ibmasm_register_uart() 56 disable_uart_interrupts(sp->base_address); in ibmasm_unregister_uart()
|
| /linux/drivers/input/serio/ |
| H A D | xilinx_ps2.c | 68 void __iomem *base_address; /* virt. address of control registers */ member 92 sr = in_be32(drvdata->base_address + XPS2_STATUS_OFFSET); in xps2_recv() 94 *byte = in_be32(drvdata->base_address + XPS2_RX_DATA_OFFSET); in xps2_recv() 112 intr_sr = in_be32(drvdata->base_address + XPS2_IPISR_OFFSET); in xps2_interrupt() 113 out_be32(drvdata->base_address + XPS2_IPISR_OFFSET, intr_sr); in xps2_interrupt() 163 sr = in_be32(drvdata->base_address + XPS2_STATUS_OFFSET); in sxps2_write() 167 out_be32(drvdata->base_address + XPS2_TX_DATA_OFFSET, c); in sxps2_write() 192 out_be32(drvdata->base_address + XPS2_GIER_OFFSET, XPS2_GIER_GIE_MASK); in sxps2_open() 193 out_be32(drvdata->base_address + XPS2_IPIER_OFFSET, XPS2_IPIXR_RX_ALL); in sxps2_open() 210 out_be32(drvdata->base_address + XPS2_GIER_OFFSET, 0x00); in sxps2_close() [all …]
|
| /linux/drivers/usb/dwc3/ |
| H A D | trace.h | 26 __field(phys_addr_t, base_address) 30 __entry->base_address = dwc->xhci_resources[0].start; 33 TP_printk("%pa: mode %s", &__entry->base_address, dwc3_mode_string(__entry->mode)) 45 __field(phys_addr_t, base_address) 51 __entry->base_address = dwc->xhci_resources[0].start; 57 &__entry->base_address, 77 __field(phys_addr_t, base_address) 82 __entry->base_address = dwc->xhci_resources[0].start; 86 TP_printk("%pa: event (%08x): %s", &__entry->base_address, __entry->event, 100 __field(phys_addr_t, base_address) [all …]
|
| /linux/drivers/pinctrl/bcm/ |
| H A D | pinctrl-ns2-mux.c | 574 void __iomem *base_address; in ns2_pinmux_set() local 609 base_address = pinctrl->base0; in ns2_pinmux_set() 613 base_address = pinctrl->base1; in ns2_pinmux_set() 621 val = readl(base_address + grp->mux.offset); in ns2_pinmux_set() 624 writel(val, (base_address + grp->mux.offset)); in ns2_pinmux_set() 660 void __iomem *base_address; in ns2_pin_set_enable() local 662 base_address = pinctrl->pinconf_base; in ns2_pin_set_enable() 664 val = readl(base_address + pin_data->pin_conf.offset); in ns2_pin_set_enable() 670 writel(val, (base_address + pin_data->pin_conf.offset)); in ns2_pin_set_enable() 706 void __iomem *base_address; in ns2_pin_set_slew() local [all …]
|
| H A D | pinctrl-nsp-mux.c | 391 void __iomem *base_address; in nsp_pinmux_set() local 425 base_address = pinctrl->base0; in nsp_pinmux_set() 429 base_address = pinctrl->base1; in nsp_pinmux_set() 433 base_address = pinctrl->base2; in nsp_pinmux_set() 441 val = readl(base_address); in nsp_pinmux_set() 444 writel(val, base_address); in nsp_pinmux_set()
|
| H A D | pinctrl-nsp-gpio.c | 96 void __iomem *base_address; in nsp_set_bit() local 99 base_address = chip->io_ctrl; in nsp_set_bit() 101 base_address = chip->base; in nsp_set_bit() 103 val = readl(base_address + reg); in nsp_set_bit() 109 writel(val, base_address + reg); in nsp_set_bit()
|
| /linux/arch/x86/math-emu/ |
| H A D | get_address.c | 141 unsigned long base_address, limit, address, seg_top; in pm_address() local 163 base_address = seg_get_base(&descriptor); in pm_address() 164 address = base_address + offset; in pm_address() 167 limit += base_address - 1; in pm_address() 168 if (limit < base_address) in pm_address() 175 seg_top = base_address + (1 << 20); in pm_address() 176 if (seg_top < base_address) in pm_address() 184 (address > limit) || (address < base_address) ? 0 : in pm_address()
|
| /linux/include/acpi/ |
| H A D | actbl2.h | 764 u64 base_address; /* SMMU base address */ member 800 u64 base_address; /* SMMUv3 base address */ member 859 u64 base_address; member 865 u64 base_address; member 911 u64 base_address; member 1003 u64 base_address; /* IOMMU control registers */ member 1014 u64 base_address; /* IOMMU control registers */ member 1440 u64 base_address; member 1468 u64 base_address; member 1492 u64 base_address; member [all …]
|
| H A D | actbl3.h | 229 u64 base_address; member 566 u64 base_address; member 581 u64 base_address; member
|
| /linux/drivers/media/platform/nxp/imx-jpeg/ |
| H A D | mxc-jpeg-hw.c | 12 #define print_wrapper_reg(dev, base_address, reg_offset)\ argument 13 internal_print_wrapper_reg(dev, (base_address), #reg_offset,\ 15 #define internal_print_wrapper_reg(dev, base_address, reg_name, reg_offset) {\ argument 17 val = readl((base_address) + (reg_offset));\
|
| /linux/drivers/iio/adc/ |
| H A D | ad7606_par.c | 126 insw((unsigned long)st->base_address, _buf, 1); in ad7606_par16_read_block() 134 insw((unsigned long)st->base_address, _buf, num); in ad7606_par16_read_block() 160 insb((unsigned long)st->base_address, _buf, 2); in ad7606_par8_read_block() 168 insb((unsigned long)st->base_address, _buf, num * 2); in ad7606_par8_read_block()
|
| H A D | ad7606.h | 148 void __iomem *base_address; member 224 int ad7606_probe(struct device *dev, int irq, void __iomem *base_address,
|
| /linux/drivers/gpu/drm/amd/include/ |
| H A D | discovery.h | 107 uint32_t base_address[]; /* variable number of Addresses */ member 125 uint32_t base_address[]; /* Base Address list. Corresponds to the num_base_address field*/ member 143 …DECLARE_FLEX_ARRAY(uint32_t, base_address); /* 32-bit Base Address list. Corresponds to the num_ba… 435 uint64_t base_address; member
|
| /linux/drivers/acpi/arm64/ |
| H A D | iort.c | 939 u64 addr = rmr_desc->base_address, size = rmr_desc->length; in iort_rmr_alloc() 957 size = PAGE_ALIGN(size + offset_in_page(rmr_desc->base_address)); in iort_rmr_alloc() 960 rmr_desc->base_address, in iort_rmr_alloc() 961 rmr_desc->base_address + rmr_desc->length - 1, in iort_rmr_alloc() 982 u64 end, start = desc[i].base_address, length = desc[i].length; in iort_rmr_desc_check_overlap() 994 u64 e_start = desc[j].base_address; in iort_rmr_desc_check_overlap() 1641 res[num_res].start = smmu->base_address; in arm_smmu_v3_init_resources() 1642 res[num_res].end = smmu->base_address + in arm_smmu_v3_init_resources() 1713 smmu->base_address, in arm_smmu_v3_set_proximity() 1750 res[num_res].start = smmu->base_address; in arm_smmu_init_resources() [all …]
|
| /linux/drivers/net/ethernet/mellanox/mlx5/core/sf/dev/ |
| H A D | dev.c | 17 phys_addr_t base_address; member 118 sf_dev->bar_base_addr = table->base_address + (sf_index * table->sf_bar_length); in mlx5_sf_dev_add() 347 table->base_address = pci_resource_start(dev->pdev, 2); in mlx5_sf_dev_table_create()
|
| /linux/drivers/staging/media/atomisp/pci/isp/kernels/ipu2_io_ls/common/ |
| H A D | ia_css_common_io_types.h | 14 unsigned int base_address; member
|
| /linux/arch/x86/include/asm/ |
| H A D | iommu.h | 27 u64 start = rmrr->base_address; in arch_rmrr_sanity_check()
|
| H A D | msi.h | 38 base_address : 12; member
|
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | amdgpu_gmc.c | 1406 if (ranges[i].base_address >= ranges[i].limit_address) { in amdgpu_gmc_get_nps_memranges() 1410 nps_type, i, ranges[i].base_address, in amdgpu_gmc_get_nps_memranges() 1418 if (max(ranges[j].base_address, in amdgpu_gmc_get_nps_memranges() 1419 ranges[i].base_address) <= in amdgpu_gmc_get_nps_memranges() 1425 ranges[j].base_address, in amdgpu_gmc_get_nps_memranges() 1427 ranges[i].base_address, in amdgpu_gmc_get_nps_memranges() 1435 (ranges[i].base_address - in amdgpu_gmc_get_nps_memranges() 1443 ranges[i].limit_address - ranges[i].base_address + 1; in amdgpu_gmc_get_nps_memranges()
|
| /linux/drivers/mfd/ |
| H A D | ls2k-bmc-core.c | 162 u32 base_address[6]; member 222 pci_write_config_dword(parent, base, ddata->bridge_pci_data.base_address[i]); in ls2k_bmc_restore_bridge_pci_data() 337 pci_read_config_dword(parent, base, &ddata->bridge_pci_data.base_address[i]); in ls2k_bmc_save_pci_data()
|