Home
last modified time | relevance | path

Searched refs:__phy_write (Results 1 – 19 of 19) sorted by relevance

/linux/drivers/net/phy/
H A Dair_en8811h.c254 return __phy_write(phydev, AIR_EXT_PAGE_ACCESS, page); in air_phy_write_page()
262 ret = __phy_write(phydev, AIR_BPBUS_MODE, AIR_BPBUS_MODE_ADDR_FIXED); in __air_buckpbus_reg_write()
266 ret = __phy_write(phydev, AIR_BPBUS_WR_ADDR_HIGH, in __air_buckpbus_reg_write()
271 ret = __phy_write(phydev, AIR_BPBUS_WR_ADDR_LOW, in __air_buckpbus_reg_write()
276 ret = __phy_write(phydev, AIR_BPBUS_WR_DATA_HIGH, in __air_buckpbus_reg_write()
281 ret = __phy_write(phydev, AIR_BPBUS_WR_DATA_LOW, in __air_buckpbus_reg_write()
314 ret = __phy_write(phydev, AIR_BPBUS_MODE, AIR_BPBUS_MODE_ADDR_FIXED); in __air_buckpbus_reg_read()
318 ret = __phy_write(phydev, AIR_BPBUS_RD_ADDR_HIGH, in __air_buckpbus_reg_read()
323 ret = __phy_write(phydev, AIR_BPBUS_RD_ADDR_LOW, in __air_buckpbus_reg_read()
365 ret = __phy_write(phydev, AIR_BPBUS_MODE, AIR_BPBUS_MODE_ADDR_FIXED); in __air_buckpbus_reg_modify()
[all …]
H A Dbcm-phy-lib.c25 rc = __phy_write(phydev, MII_BCM54XX_EXP_SEL, reg); in __bcm_phy_write_exp()
29 return __phy_write(phydev, MII_BCM54XX_EXP_DATA, val); in __bcm_phy_write_exp()
49 val = __phy_write(phydev, MII_BCM54XX_EXP_SEL, reg); in __bcm_phy_read_exp()
56 __phy_write(phydev, MII_BCM54XX_EXP_SEL, 0); in __bcm_phy_read_exp()
78 ret = __phy_write(phydev, MII_BCM54XX_EXP_SEL, reg); in __bcm_phy_modify_exp()
90 return __phy_write(phydev, MII_BCM54XX_EXP_DATA, new); in __bcm_phy_modify_exp()
263 val = __phy_write(phydev, MII_BCM54XX_RDB_ADDR, rdb); in __bcm_phy_read_rdb()
287 ret = __phy_write(phydev, MII_BCM54XX_RDB_ADDR, rdb); in __bcm_phy_write_rdb()
291 return __phy_write(phydev, MII_BCM54XX_RDB_DATA, val); in __bcm_phy_write_rdb()
311 ret = __phy_write(phydev, MII_BCM54XX_RDB_ADDR, rdb); in __bcm_phy_modify_rdb()
[all …]
H A Dmicrochip.c37 return __phy_write(phydev, LAN88XX_EXT_PAGE_ACCESS, page); in lan88xx_write_page()
67 ret = __phy_write(phydev, LAN88XX_EXT_PAGE_TR_LOW_DATA, in lan88xx_TR_reg_set()
74 ret = __phy_write(phydev, LAN88XX_EXT_PAGE_TR_HIGH_DATA, in lan88xx_TR_reg_set()
85 ret = __phy_write(phydev, LAN88XX_EXT_PAGE_TR_CR, buf); in lan88xx_TR_reg_set()
H A Dmxl-86110.c206 ret = __phy_write(phydev, MXL86110_EXTD_REG_ADDR_OFFSET, regnum); in __mxl86110_write_extended_reg()
210 return __phy_write(phydev, MXL86110_EXTD_REG_ADDR_DATA, val); in __mxl86110_write_extended_reg()
233 ret = __phy_write(phydev, MXL86110_EXTD_REG_ADDR_OFFSET, regnum); in __mxl86110_read_extended_reg()
257 ret = __phy_write(phydev, MXL86110_EXTD_REG_ADDR_OFFSET, regnum); in __mxl86110_modify_extended_reg()
H A Dbcm7xxx.c235 ret = __phy_write(dev, location, v); in __phy_set_clr_bits()
645 ret = __phy_write(phydev, MII_BCM7XXX_SHD_2_ADDR_CTRL, shd); in bcm7xxx_28nm_ephy_read_mmd()
675 ret = __phy_write(phydev, MII_BCM7XXX_SHD_2_ADDR_CTRL, shd); in bcm7xxx_28nm_ephy_write_mmd()
680 __phy_write(phydev, MII_BCM7XXX_SHD_2_CTRL_STAT, val); in bcm7xxx_28nm_ephy_write_mmd()
H A Dmarvell.c366 return __phy_write(phydev, MII_MARVELL_PHY_PAGE, page); in marvell_write_page()
576 ret = __phy_write(phydev, reg, val); in marvell_of_reg_init()
2018 err = __phy_write(phydev, MII_88E1318S_PHY_MAGIC_PACKET_WORD2, in m88e1318_set_wol()
2023 err = __phy_write(phydev, MII_88E1318S_PHY_MAGIC_PACKET_WORD1, in m88e1318_set_wol()
2028 err = __phy_write(phydev, MII_88E1318S_PHY_MAGIC_PACKET_WORD0, in m88e1318_set_wol()
2276 err = __phy_write(phydev, MII_VCT5_SAMPLE_POINT_DISTANCE, in marvell_vct5_amplitude_distance()
2286 err = __phy_write(phydev, MII_VCT5_CTRL, reg); in marvell_vct5_amplitude_distance()
2352 err = __phy_write(phydev, MII_VCT5_TX_PULSE_CTRL, reg); in marvell_vct5_amplitude_graph()
2895 ret = __phy_write(phydev, MII_88E1121_MISC_TEST, in m88e1121_get_temp()
2910 ret = __phy_write(phydev, MII_88E1121_MISC_TEST, in m88e1121_get_temp()
[all …]
H A Dmotorcomm.c401 ret = __phy_write(phydev, YTPHY_PAGE_SELECT, regnum); in ytphy_read_ext()
440 ret = __phy_write(phydev, YTPHY_PAGE_SELECT, regnum); in ytphy_write_ext()
444 return __phy_write(phydev, YTPHY_PAGE_DATA, val); in ytphy_write_ext()
485 ret = __phy_write(phydev, YTPHY_PAGE_SELECT, regnum); in ytphy_modify_ext()
684 return __phy_write(phydev, YT8511_PAGE_SELECT, page); in yt8511_write_page()
729 ret = __phy_write(phydev, YT8511_PAGE_SELECT, YT8511_EXT_DELAY_DRIVE); in yt8511_config_init()
738 ret = __phy_write(phydev, YT8511_PAGE_SELECT, YT8511_EXT_SLEEP_CTRL); in yt8511_config_init()
H A Dbroadcom.c930 err = __phy_write(phydev, MII_BRCM_FET_BRCMTEST, reg); in brcm_fet_config_init()
965 err2 = __phy_write(phydev, MII_BRCM_FET_BRCMTEST, brcmtest); in brcm_fet_config_init()
1051 err = __phy_write(phydev, MII_BRCM_FET_BRCMTEST, reg); in brcm_fet_suspend()
1067 err2 = __phy_write(phydev, MII_BRCM_FET_BRCMTEST, brcmtest); in brcm_fet_suspend()
H A Dmicrel.c3033 __phy_write(phydev, LAN_EXT_PAGE_ACCESS_CONTROL, page); in lanphy_read_page_reg()
3034 __phy_write(phydev, LAN_EXT_PAGE_ACCESS_ADDRESS_DATA, addr); in lanphy_read_page_reg()
3035 __phy_write(phydev, LAN_EXT_PAGE_ACCESS_CONTROL, in lanphy_read_page_reg()
3047 __phy_write(phydev, LAN_EXT_PAGE_ACCESS_CONTROL, page); in lanphy_write_page_reg()
3048 __phy_write(phydev, LAN_EXT_PAGE_ACCESS_ADDRESS_DATA, addr); in lanphy_write_page_reg()
3049 __phy_write(phydev, LAN_EXT_PAGE_ACCESS_CONTROL, in lanphy_write_page_reg()
3052 val = __phy_write(phydev, LAN_EXT_PAGE_ACCESS_ADDRESS_DATA, val); in lanphy_write_page_reg()
3066 __phy_write(phydev, LAN_EXT_PAGE_ACCESS_CONTROL, page); in lanphy_modify_page_reg()
3067 __phy_write(phydev, LAN_EXT_PAGE_ACCESS_ADDRESS_DATA, addr); in lanphy_modify_page_reg()
3068 __phy_write(phydev, LAN_EXT_PAGE_ACCESS_CONTROL, in lanphy_modify_page_reg()
H A Dicplus.c478 return __phy_write(phydev, IP101G_PAGE_CONTROL, page); in ip101g_write_page()
H A Dvitesse.c152 return __phy_write(phydev, VSC73XX_EXT_PAGE_ACCESS, page); in vsc73xx_write_page()
H A Dphy-core.c857 ret = __phy_write(phydev, regnum, val); in phy_write_paged()
/linux/drivers/power/reset/
H A Dlinkstation-poweroff.c65 __phy_write(phydev, MII_MARVELL_PHY_PAGE, MII_MARVELL_COPPER_PAGE); in linkstation_mvphy_reg_intn()
72 __phy_write(phydev, MII_MARVELL_PHY_PAGE, MII_MARVELL_WOL_PAGE); in linkstation_mvphy_reg_intn()
103 __phy_write(phydev, MII_MARVELL_PHY_PAGE, MII_MARVELL_WOL_PAGE); in readynas_mvphy_set_reg()
/linux/drivers/net/phy/realtek/
H A Drealtek_main.c227 return __phy_write(phydev, RTL821x_PAGE_SELECT, page); in rtl821x_write_page()
237 ret = __phy_write(phydev, RTL821x_EXT_PAGE_SELECT, ext_page); in rtl821x_read_ext_page()
252 ret = __phy_write(phydev, RTL821x_EXT_PAGE_SELECT, ext_page); in rtl821x_modify_ext_page()
536 __phy_write(dev, RTL8211F_PHYSICAL_ADDR_WORD0, mac_addr[1] << 8 | (mac_addr[0])); in rtl8211f_set_wol()
537 __phy_write(dev, RTL8211F_PHYSICAL_ADDR_WORD1, mac_addr[3] << 8 | (mac_addr[2])); in rtl8211f_set_wol()
538 __phy_write(dev, RTL8211F_PHYSICAL_ADDR_WORD2, mac_addr[5] << 8 | (mac_addr[4])); in rtl8211f_set_wol()
542 __phy_write(dev, RTL8211F_WOL_SETTINGS_EVENTS, RTL8211F_WOL_EVENT_MAGIC); in rtl8211f_set_wol()
544 __phy_write(dev, RTL8211F_WOL_RST_RMSQ, RTL8211F_WOL_RMSQ); in rtl8211f_set_wol()
548 __phy_write(dev, RTL8211F_WOL_SETTINGS_EVENTS, 0); in rtl8211f_set_wol()
1277 ret = __phy_write(phydev, RTL821x_PAGE_SELECT, page); in rtl822xb_read_mmd()
[all …]
/linux/drivers/net/phy/mediatek/
H A Dmtk-phy-lib.c26 __phy_write(phydev, 0x10, tr_cmd); in __mtk_tr_access()
42 __phy_write(phydev, 0x11, tr_data & 0xffff); in __mtk_tr_write()
43 __phy_write(phydev, 0x12, tr_data >> 16); in __mtk_tr_write()
94 return __phy_write(phydev, MTK_EXT_PAGE_ACCESS, page); in mtk_phy_write_page()
/linux/drivers/net/phy/mscc/
H A Dmscc_main.c140 return __phy_write(phydev, MSCC_EXT_PAGE_ACCESS, page); in vsc85xx_phy_write_page()
316 __phy_write(phydev, MSCC_PHY_WOL_LOWER_MAC_ADDR, pwd[0]); in vsc85xx_wol_set()
317 __phy_write(phydev, MSCC_PHY_WOL_MID_MAC_ADDR, pwd[1]); in vsc85xx_wol_set()
318 __phy_write(phydev, MSCC_PHY_WOL_UPPER_MAC_ADDR, pwd[2]); in vsc85xx_wol_set()
320 __phy_write(phydev, MSCC_PHY_WOL_LOWER_MAC_ADDR, 0); in vsc85xx_wol_set()
321 __phy_write(phydev, MSCC_PHY_WOL_MID_MAC_ADDR, 0); in vsc85xx_wol_set()
322 __phy_write(phydev, MSCC_PHY_WOL_UPPER_MAC_ADDR, 0); in vsc85xx_wol_set()
329 __phy_write(phydev, MSCC_PHY_WOL_LOWER_PASSWD, pwd[0]); in vsc85xx_wol_set()
330 __phy_write(phydev, MSCC_PHY_WOL_MID_PASSWD, pwd[1]); in vsc85xx_wol_set()
331 __phy_write(phydev, MSCC_PHY_WOL_UPPER_PASSWD, pwd[2]); in vsc85xx_wol_set()
[all …]
H A Dmscc_macsec.c33 __phy_write(phydev, MSCC_EXT_PAGE_MACSEC_20, in vsc8584_macsec_phy_read()
42 __phy_write(phydev, MSCC_EXT_PAGE_MACSEC_19, in vsc8584_macsec_phy_read()
71 __phy_write(phydev, MSCC_EXT_PAGE_MACSEC_20, in vsc8584_macsec_phy_write()
80 __phy_write(phydev, MSCC_EXT_PAGE_MACSEC_17, (u16)val); in vsc8584_macsec_phy_write()
81 __phy_write(phydev, MSCC_EXT_PAGE_MACSEC_18, (u16)(val >> 16)); in vsc8584_macsec_phy_write()
83 __phy_write(phydev, MSCC_EXT_PAGE_MACSEC_19, in vsc8584_macsec_phy_write()
/linux/drivers/net/ethernet/realtek/
H A Dr8169_phy_config.c25 __phy_write(phydev, 0x1e, extpage); in r8168d_modify_extpage()
36 __phy_write(phydev, 0x05, parm); in r8168d_phy_param()
47 __phy_write(phydev, 0x13, parm); in r8168g_phy_param()
73 __phy_write(phydev, regs->reg, regs->val); in __rtl_writephy_batch()
/linux/include/linux/
H A Dphy.h1757 static inline int __phy_write(struct phy_device *phydev, u32 regnum, u16 val) in __phy_write() function