Home
last modified time | relevance | path

Searched refs:TIM_CR1 (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/counter/
H A Dstm32-timer-cnt.c142 regmap_read(priv->regmap, TIM_CR1, &cr1); in stm32_count_function_write()
144 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, 0); in stm32_count_function_write()
152 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, cr1); in stm32_count_function_write()
164 regmap_read(priv->regmap, TIM_CR1, &cr1); in stm32_count_direction_read()
193 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_ARPE, 0); in stm32_count_ceiling_write()
205 regmap_read(priv->regmap, TIM_CR1, &cr1); in stm32_count_enable_read()
220 regmap_read(priv->regmap, TIM_CR1, &cr1); in stm32_count_enable_write()
229 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, in stm32_count_enable_write()
232 regmap_read(priv->regmap, TIM_CR1, &cr1); in stm32_count_enable_write()
233 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, 0); in stm32_count_enable_write()
[all …]
/linux/drivers/iio/trigger/
H A Dstm32-timer-trigger.c167 regmap_set_bits(priv->regmap, TIM_CR1, TIM_CR1_ARPE); in stm32_timer_start()
181 regmap_set_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN); in stm32_timer_start()
197 regmap_clear_bits(priv->regmap, TIM_CR1, TIM_CR1_ARPE); in stm32_timer_stop()
198 regmap_clear_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN); in stm32_timer_stop()
250 regmap_read(priv->regmap, TIM_CR1, &cr1); in stm32_tt_read_frequency()
465 regmap_read(priv->regmap, TIM_CR1, &dat); in stm32_counter_read_raw()
510 regmap_set_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN); in stm32_counter_write_raw()
512 regmap_clear_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN); in stm32_counter_write_raw()
698 regmap_clear_bits(priv->regmap, TIM_CR1, TIM_CR1_ARPE); in stm32_count_set_preset()
836 regmap_clear_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN); in stm32_timer_trigger_remove()
[all …]
/linux/drivers/clocksource/
H A Dtimer-stm32.c25 #define TIM_CR1 0x00 macro
114 writel_relaxed(TIM_CR1_UDIS | TIM_CR1_CEN, timer_of_base(to) + TIM_CR1); in stm32_timer_start()
/linux/drivers/pwm/
H A Dpwm-stm32.c348 ret = regmap_set_bits(priv->regmap, TIM_CR1, TIM_CR1_ARPE); in stm32_pwm_write_waveform()
394 regmap_set_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN); in stm32_pwm_write_waveform()
418 ret = regmap_clear_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN); in stm32_pwm_write_waveform()
483 regmap_set_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN); in stm32_pwm_raw_capture()
528 regmap_clear_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN); in stm32_pwm_raw_capture()
/linux/include/linux/mfd/
H A Dstm32-timers.h15 #define TIM_CR1 0x00 /* Control Register 1 */ macro