Home
last modified time | relevance | path

Searched refs:REG_GET_3 (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn20/
H A Ddcn20_hubp.c1260 REG_GET_3(DCN_SURF0_TTU_CNTL0, in hubp2_read_state_common()
1269 REG_GET_3(DCN_SURF1_TTU_CNTL0, in hubp2_read_state_common()
1302 REG_GET_3(DCHUBP_CNTL, in hubp2_read_state_common()
1607 REG_GET_3(DCN_SURF0_TTU_CNTL0, in hubp2_validate_dml_output()
1611 REG_GET_3(DCN_SURF1_TTU_CNTL0, in hubp2_validate_dml_output()
1615 REG_GET_3(DCN_CUR0_TTU_CNTL0, in hubp2_validate_dml_output()
/linux/drivers/gpu/drm/amd/display/dc/gpio/
H A Dhw_ddc.c84 regval = REG_GET_3(gpio.MASK_reg, in set_config()
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn21/
H A Ddcn21_hubp.c489 REG_GET_3(DCN_SURF0_TTU_CNTL0, in hubp21_validate_dml_output()
493 REG_GET_3(DCN_SURF1_TTU_CNTL0, in hubp21_validate_dml_output()
497 REG_GET_3(DCN_CUR0_TTU_CNTL0, in hubp21_validate_dml_output()
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn401/
H A Ddcn401_hubp.c945 REG_GET_3(DCN_SURF0_TTU_CNTL0, in hubp401_read_state()
954 REG_GET_3(DCN_SURF1_TTU_CNTL0, in hubp401_read_state()
987 REG_GET_3(DCHUBP_CNTL, in hubp401_read_state()
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn10/
H A Ddcn10_hubp.c1023 REG_GET_3(DCN_SURF0_TTU_CNTL0, in hubp1_read_state_common()
1032 REG_GET_3(DCN_SURF1_TTU_CNTL0, in hubp1_read_state_common()
1065 REG_GET_3(DCHUBP_CNTL, in hubp1_read_state_common()
/linux/drivers/gpu/drm/amd/display/dc/optc/dcn20/
H A Ddcn20_optc.c228 REG_GET_3(OPTC_DATA_SOURCE_SELECT, in optc2_get_optc_source()
/linux/drivers/gpu/drm/amd/display/dc/hpo/dcn31/
H A Ddcn31_hpo_dp_stream_encoder.c702 REG_GET_3(DP_SYM32_ENC_VID_PIXEL_FORMAT, in dcn31_hpo_dp_stream_enc_read_state()
/linux/drivers/gpu/drm/amd/display/dc/mpc/dcn20/
H A Ddcn20_mpc.c494 REG_GET_3(MPCC_STATUS[mpcc_id], in mpc2_assert_mpcc_idle_before_connect()
/linux/drivers/gpu/drm/amd/display/dc/inc/
H A Dreg_helper.h165 #define REG_GET_3(reg_name, f1, v1, f2, v2, f3, v3) \ macro