| /linux/drivers/media/pci/intel/ |
| H A D | Kconfig | 8 tristate "Intel IPU Bridge"
12 The IPU bridge is a helper library for Intel IPU drivers to
|
| /linux/drivers/gpu/drm/ingenic/ |
| H A D | Kconfig | 25 bool "IPU support for Ingenic SoCs"
27 Choose this option to enable support for the IPU found in Ingenic SoCs.
29 The Image Processing Unit (IPU) will appear as a second primary plane.
|
| /linux/drivers/staging/media/ipu7/ |
| H A D | TODO | 17 - Work with the common IPU module
19 IPU7 driver is expected to work with the common IPU module in future.
|
| /linux/arch/arm/boot/dts/ti/omap/ |
| H A D | dra74-ipu-dsp-common.dtsi | 3 * Common IPU and DSP data for TI DRA74x/DRA76x/AM572x/AM574x platforms
|
| H A D | dra7-ipu-dsp-common.dtsi | 3 * Common IPU and DSP data for TI DRA7xx/AM57xx platforms
|
| /linux/Documentation/admin-guide/media/ |
| H A D | ipu6-isys.rst | 34 firmware authentication, DMA mapping and IPU-MMU (internal Memory mapping Unit)
86 machine, ov01a10 sensor is connected to IPU ISYS CSI-2 port 2, which can
95 # This example assumes /dev/media0 as the IPU ISYS media device
|
| H A D | imx.rst | 9 The Freescale i.MX5/6 contains an Image Processing Unit (IPU), which
13 For image capture, the IPU contains the following internal subunits:
43 The IPU time-shares the IC task operations. The time-slice granularity
63 In addition to the IPU internal subunits, there are also two units
64 outside the IPU that are also involved in video capture on i.MX:
148 is a "CSI-2 to IPU gasket". The gasket acts as a demultiplexer of the
|
| H A D | imx7.rst | 10 Unit (IPU); because of that the capabilities to perform operations or
|
| /linux/drivers/gpu/ipu-v3/ |
| H A D | Kconfig | 11 Processing Unit. This option only enables IPU base support.
|
| /linux/drivers/infiniband/hw/irdma/ |
| H A D | Kconfig | 13 supports IPU E2000 (RoCEv2), E810 (iWARP/RoCEv2) and X722 (iWARP)
|
| /linux/Documentation/userspace-api/media/drivers/ |
| H A D | imx-uapi.rst | 34 this happens, the IPU triggers a mechanism to re-establish vertical
46 While the reason for this observation isn't known (the IPU dummy
|
| /linux/arch/arm/boot/dts/nxp/imx/ |
| H A D | imx53-qsb-common.dtsi | 330 fsl,hsync-pin = <7>; /* IPU DI1 PIN7 via EIM_OE */
331 fsl,vsync-pin = <8>; /* IPU DI1 PIN8 via EIM_RW */
|
| H A D | imx6q-utilite-pro.dts | 177 * A single IPU is not able to drive both display interfaces available on the
|
| /linux/drivers/misc/mei/ |
| H A D | Kconfig | 79 between IVSC for context sensing and IPU for typical media usage.
|
| /linux/Documentation/driver-api/media/drivers/ |
| H A D | ipu6.rst | 120 inter-processor communication mechanism between the IPU scalar processors and
123 memory region via the IPU MMU. The Syscom queues are FIFO fixed depth queues
|
| /linux/Documentation/admin-guide/hw-vuln/ |
| H A D | processor_mmio_stale_data.rst | 250 Intel processors or platforms, utilizing the Intel Platform Update (IPU)
254 longer provide Servicing, such as through IPU or other similar update
|
| H A D | indirect-target-selection.rst | 22 executed prior to the IBPB. This is fixed by the IPU 2025.1 microcode, which
|
| /linux/Documentation/ABI/testing/ |
| H A D | sysfs-fs-f2fs | 54 0x00 DISABLE disable IPU(=default option in LFS mode)
61 flash storages. IPU will be triggered only if the
64 0x20 ASYNC do IPU given by asynchronous write requests
65 0x40 NOCACHE disable IPU bio cache
66 0x80 HONOR_OPU_WRITE use OPU write prior to IPU write if inode has
|
| /linux/drivers/mailbox/ |
| H A D | Kconfig | 111 OMAP2/3; or IPU, IVA HD and DSP in OMAP4/5. Say Y here if you
|
| /linux/include/trace/events/ |
| H A D | f2fs.h | 18 TRACE_DEFINE_ENUM(IPU);
63 { IPU, "IN-PLACE" }, \
|
| /linux/fs/f2fs/ |
| H A D | data.c | 3012 trace_f2fs_do_write_data_page(folio, IPU); in f2fs_do_write_data_page()
|
| H A D | f2fs.h | 1267 IPU, /* the below types are used by tracepoints only. */ enumerator
|