Searched hist:"7777 b7a0ba27696ddf34a19818be17cc415551cc" (Results 1 – 1 of 1) sorted by relevance
| /qemu/hw/net/ |
| H A D | cadence_gem.c | 7777b7a0ba27696ddf34a19818be17cc415551cc Tue Sep 08 16:38:45 UTC 2015 Alistair Francis <alistair.francis@xilinx.com> cadence_gem: Correct Marvell PHY SPCFC reset value
Bit 15 of the PHY Specific Status Register is reserved and
should remain 0. Fix the reset value to ensure that the 15th
bit is not set.
Signed-off-by: Alistair Francis <alistair.francis@xilinx.com>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Message-id: c795069e49040ff770fe2ece19dfe1791b729e22.1441316450.git.alistair.francis@xilinx.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
|